54LS367A

54LS367A DM54LS367A DM74LS367A Hex TRI-STATE Buffers May 1989 54LS367A DM54LS367A DM74LS367A Hex TRI-STATE Buffers General Description This device contains six independent gates each of which performs a non-inverting buffer function The outputs have the TRI-STATE feature When enabled the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors When disabled both the output transistors are turned off presenting a high-impedance state to the bus line Thus the output will act neither as a significant load nor as a driver To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels the disable time is shorter than the enable time of the outputs Features Y Alternate military aerospace device (54LS367A) is available Contact a National Semiconductor sales office distributor for specifications Connection Diagram Dual-In-Line Package TL F 6429 – 1 Order Number 54LS367ADMQB 54LS367AFMQB 54LS367ALMQB DM54LS367AJ DM54LS367AW DM74LS367AM or DM74LS367AN See NS Package Number E20A J16A M16A N16E or W16A Function Table YeA Inputs Output AG Y LL HL XH L H Hi-Z H e High Logic Level L e Low Logic Level X e Either Low or High Logic Level Hi-Z e TRI-STATE (Outputs are disabled) TRI-STATE is a registered trademark of National Semiconductor Corporation C1995 National Semiconductor Corporation TL F 6429 RRD-B30M105 Printed in U S...