DatasheetsPDF.com

S6E1C31B0A Dataheets PDF



Part Number S6E1C31B0A
Manufacturers Cypress Semiconductor
Logo Cypress Semiconductor
Description Microcontroller
Datasheet S6E1C31B0A DatasheetS6E1C31B0A Datasheet (PDF)

S6E1C3 Series 32-bit ARM® Cortex®-M0+ FM0+ Microcontroller The S6E1C3 Series is a series of highly integrated 32-bit microcontrollers designed for embedded controllers aiming at low power consumption and low cost. This series has the ARM Cortex-M0+ Processor with on-chip Flash memory and SRAM, and consists of peripheral functions such as various timers, ADC and communication interfaces (UART, CSIO (SPI), I2C, I2S, Smart Card, and USB). The products which are described in this data sheet are pla.

  S6E1C31B0A   S6E1C31B0A


Document
S6E1C3 Series 32-bit ARM® Cortex®-M0+ FM0+ Microcontroller The S6E1C3 Series is a series of highly integrated 32-bit microcontrollers designed for embedded controllers aiming at low power consumption and low cost. This series has the ARM Cortex-M0+ Processor with on-chip Flash memory and SRAM, and consists of peripheral functions such as various timers, ADC and communication interfaces (UART, CSIO (SPI), I2C, I2S, Smart Card, and USB). The products which are described in this data sheet are placed into TYPE3-M0+ product categories in "FM0+ Family Peripheral Manual". Features 32-bit ARM Cortex-M0+ Core Processor version: r0p1 Maximum operating frequency: 40.8 MHz Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 24 peripheral interrupt with 4 selectable interrupt priority levels 24-bit System timer (Sys Tick): System timer for OS task management Bit Band Operation Compatible with Cortex-M3 bit band operation. On-Chip Memory Flash memory  Up to 128 Kbytes  Read cycle: 0 wait-cycle  Security function for code protection SRAM The on-chip SRAM of this series has one independent SRAM .  Up to 16 Kbytes  4Kbytes: can retain value in Deep standby Mode USB Interface USB interface is composed of Device and Host With Main PLL, USB clock can be generated by multiplication of Main clock. USB Device  USB 2.0 Full-Speed supported  Max 6 EndPoint supported • EndPoint 0 is control transfer • EndPoint 1, 2 can be selected Bulk-transfer, Interrupt-transfer or Isochronous-transfer • EndPoint 3 to 5 can select Bulk-transfer or Interrupt-transfer • EndPoint 1 to 5 comprise Double Buffer • The size of each EndPoint is according to the follows • EndPoint 0, 2 to 5 : 64 bytes • EndPoint 1 : 256 bytes USB host  USB 2.0 Full/Low-Speed supported  Bulk-transfer, Interrupt-transfer and Isochronous-transfer support  USB Device connected/disconnected automatically detect  IN/OUT token handshake packet automatically  Max 256-byte packet-length supported  Wake-up function supported Multi-Function Serial Interface (Max 6channels) 3 channels with 64Byte FIFO (Ch.4, 6 and 7), 3 channels without FIFO (Ch.0, 1 and 3) The operation mode of each channel can be selected from one of the following.  UART  CSIO (CSIO is known to many customers as SPI)  I2C UART  Full duplex double buffer  Parity can be enabled or disabled.  Built-in dedicated baud rate generator  External clock available as a serial clock  Hardware Flow control* : Automatically control the transmission by CTS/RTS (only ch.4) * : S6E1C32B0A/S6E1C31B0A and S6E1C32C0A/S6E1C31C0A do not support Hardware Flow control.  Various error detection functions (parity errors, framing errors, and overrun errors) CSIO (also known as SPI)  Full duplex double buffer  Built-in dedicated baud rate generator  Overrun error detection function  Serial chip select function (ch1 and ch6 only)  Data length: 5 to 16 bits I2C  Standard-mode (Max: 100 kbps) supported / Fast-mode (Max 400 kbps) supported. I2S (MFS-I2S)  Using CSIO (Max 2 ch: ch.4, ch.6) and I2S clock generator  Supports two transfer protocol • I2S • MSB-justified  Master mode only Cypress Semiconductor Corporation Document Number: 002-00233 Rev.*B • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised March 4, 2016 S6E1C3 Series I2C Slave I2C Slave supports the slave function of I2C and wake-up function from Standby mode. Descriptor System Data Transfer Controller (DSTC) (64 Channels) The DSTC can transfer data at high-speed without going via the CPU. The DSTC adopts the Descriptor system and, following the specified contents of the Descriptor that has already been constructed on the memory, can access directly the memory / peripheral device and performs the data transfer operation. It supports the software activation, the hardware activation, and the chain activation functions A/D Converter (Max: 8 Channels) 12-bit A/D Converter  Successive approximation type  Conversion time: 2.0 μs @ 2.7 V to 3.6 V  Priority conversion available (2 levels of priority)  Scan conversion mode  Built-in FIFO for conversion data storage (for scan conversion: 16 steps, for priority conversion: 4 steps) Base Timer (Max: 8 Channels) The operation mode of each channel can be selected from one of the following. 16-bit PWM timer 16-bit PPG timer 16/32-bit reload timer 16/32-bit PWC timer General-Purpose I/O Port This series can use its pin as a general-purpose I/O port when it is not used for an external bus or a peripheral function. All ports can be set to fast general-purpose I/O ports or slow general-purpose I/O ports. In addition, this series has a port relocate function that can set to which I/O port a peripheral function can be allocated. All ports are Fast GPIO which can be accessed by 1cycle Capable of controlling the pull-up of each pin Capable of reading pin level directly Port relocate function Up to 54 fast general-purpose I/O ports @64-pin packa.


S6E1C3 S6E1C31B0A S6E1C31C0A


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)