Document
IA21140AF
Preliminary Data Sheet
PCI FAST ETHERNET LAN CONTROLLER
innovASIC
Features
• Form, Fit and Function Compatible with the DEC™ 21140AF • Available in 144 Pin PQFP Package • Integrated Ethernet controller with PCI bus interface • Supports 10 Mb/s and 10/100 Mb/s network interface • PCS and scrambler/descrambler circuitry on chip • Supports multiple PCI features:
- Unlimited PCI burst - PCI read multiple - PCI write and invalidate - PCI read line - PCI 5.0V and 3.3V environments • Multiple interrupt sources • Contains two independent 3K FIFOs to minimize external memory additions • Provides sleep or snooze low-power modes • Interfaces with MicroWire™ Serial ROM • Provides a JTAG test port with boundary scan function • Complies with IEEE 802.3, ANSI 8802-3, and Ethernet standards
The IA21140AF is a "plug-and-play" drop-in replacement for the original IC. innovASIC produces replacement ICs using its MILESTM, or Managed IC Lifetime Extension System, cloning technology. This technology produces replacement ICs far more complex than "emulation" while ensuring they are compatible with the original IC. MILESTM captures the design of a clone so it can be produced even as silicon technology advances. MILESTM also verifies the clone against the original IC so that even the "undocumented features" are duplicated. This data sheet documents all necessary engineering information about the IA21140AF including functional and I/O descriptions, electrical characteristics, and applicable timing.
Copyright © 2001
innovASIC
The End of Obsolescence™
ENG210010110 -00
Page 1 of 19
www.innovasic.com Customer Support:
1-888-824-4184
IA21140AF
Preliminary Data Sheet
PCI FAST ETHERNET LAN CONTROLLER
Package Pinout
tdo tdi tms tck srl_txen srl_tclk srl_txd srl_rclk srl_rxen srl_rxd srl_clsn mii_srl sym_txd[4] mii_sym_txd[3] mii_sym_txd[2] vdd vss mii_sym_txd[1] mii_sym_txd[0] mii_sym_txen sym_link mii_sym_tclk rcv_match vdd vss sym_rxd[4] mii_sym_rxd[3] mii_sym_rxd[2] mii_sym_rxd[1] mii_sym_rxd[0] mii_sym_rclk mii_crs mii_clsn mii_dv mii_err sd
int_n rst_n
vdd vss pci_clk vdd gnt_n req_n vss ad[31] ad[30] vss ad[29] ad[28] vss ad[27] ad[26] vdd ad[25] ad[24] c_be_n[3] idsel vss ad[23] ad[22] ad[21] ad[20] vdd ad[19] ad[18] vdd vss vss ad[17] ad[16] vss
1 1 1 11 1 1 1 1 1 1 11 1 1 1 1 1 1 1 11 1 1 1 1 1 1 11 1 1 1 1 1 1
4 4 4 44 3 3 3 3 3 3 33 3 3 2 2 2 2 2 22 2 2 2 1 1 1 11 1 1 1 1 1 0
1 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 108 2 107
3 106 4 105
5 104
6 103
7 102
8 101
9 100
10 99
11 98 12 97
13 96
14 95
15 94
16 93
17 92
18 19
IA21140AF
91 90
20 89 21 88
22 87
23 86
24 85
25 84
26 83
27 82
28 81 29 80
30 79
31 78
32 77
33 76
34 75
35 74
36 73
3 3 3 44 4 4 4 4 4 4 44 5 5 5 5 5 5 5 55 5 6 6 6 6 6 66 6 6 6 7 7 7
7 8 9 01 2 3 4 5 6 7 89 0 1 2 3 4 5 6 78 9 0 1 2 3 4 56 7 8 9 0 1 2
vss vdd mii_mdc mii_mdio nc br_a[1] br_a[0] br_ce_n br_ad[7] br_ad[6] vdd vss br_ad[5] br_ad[4] br_ad[3] br_a.