Document
Features • SMPTE 259M-C compliant • Automatic lock to SDI and DVB-ASI at 270Mb/s • 4:1 input multiplexer patented technology • Choice of dual reclocked data outputs or one data
output and one recovered clock output • Loss of Signal (LOS) Output • Lock Detect Output • On-chip Input and Output Termination • Differential 50Ω inputs and outputs • Mute, Bypass and Autobypass functions • Footprint and drop-in compatible with existing
GS2975A designs • Pb-free and RoHS Compliant • Single 3.3V power supply • Operating temperature range: 0°C to 70°C
Applications • SMPTE 259M-C Serial Digital Interfaces
GS9076 HD-LINX® III SD-SDI Automatic Reclocker with Dual Differential Outputs
GS9076 Data Sheet
Description The GS9076 is an SD-SDI Serial Digital Reclocker designed to automatically recover the embedded clock from a digital video signal and re-time the incoming video data. The device automatically detects and locks to incoming SMPTE 259M-C SDI and DVB-ASI signals at 270Mb/s.
The GS9076 removes the high frequency jitter components from the bit-serial stream. Input termination is on-chip for seamless matching to 50Ω transmission lines. The device requires only one external crystal to set the VCO frequency when not locked and provides adjustment free operation.
In systems which require passing of non-SMPTE data rates, the GS9076 can be configured to either automatically or manually enter a bypass mode in order to pass the signal without reclocking.
The GS9076 offers a choice of dual reclocked data outputs or one data output and one recovered clock output. The device is footprint and drop-in compatible with existing GS2975A designs, with no additional application changes required.
The GS9076 is Pb-free, and the encapsulation compound does not contain halogenated flame retardant.
This component and all homogeneous sub-components are RoHS compliant.
44617 - 1 January 2008
1 of 25 www.gennum.com
Functional Block Diagram
XTAL+ XTAL-
XTAL XTAL OUT+ OUT-
LF+ LF- KBB
GS9076 Data Sheet
XTAL OSC
BUFFER
DDI 0 DDI 1 DDI 2 DDI 3
D A T A
M U X
DDI_SEL[1:0]
PHASE FREQUENCY DETECTOR
PHASE DETECTOR
M U X
DIVIDER CONTROL LOGIC
CHARGE PUMP
RE-TIMER VCO
DIVIDER
M UL
X
DATA BUFFER
DDO 0
M CLOCK/DATA U BUFFER X
DDO_MUTE RCO_MUTE RCO/DDO1
DATA/CLOCK
BYPASS LOGIC
SS[2:0]
AUTO/MAN
SD
LD LOS
AUTOBYPASS
BYPASS
GS9076 Functional Block Diagram
44617 - 1 January 2008
2 of 25
Contents
GS9076 Data Sheet
Features ........................................................................................................................1 Applications ...................................................................................................................1 Description ....................................................................................................................1 Functional Block Diagram .............................................................................................2 1. Pin Out ......................................................................................................................4
1.1 GS9076 Pin Assignment .................................................................................4 1.2 GS9076 Pin Descriptions ................................................................................5 2. Electrical Characteristics ...........................................................................................8 2.1 Absolute Maximum Ratings ............................................................................8 2.2 DC Electrical Characteristics ..........................................................................8 2.3 AC Electrical Characteristics ...........................................................................9 2.4 Solder Reflow Profiles ...................................................................................12 3. Input / Output Circuits .............................................................................................13 4. Detailed Description ................................................................................................16 4.1 Slew Rate Phase Lock Loop (S-PLL) ...........................................................16 4.2 VCO ..............................................................................................................17 4.3 Charge Pump ................................................................................................17 4.4 Frequency Acquisition Loop — The Phase-Frequency Detector ..................18 4.5 Phase Acquisition Loop — The Phase Detector ...........................................18 4.6 4:1 Input Mux ................................................................................................19 4.7 Automatic and Manual Data Rate Selection .................................................19 4.8 Bypass Mode ................................................................................................20 4.9 Lock and LOS .................................