74LVC2G126

74LVC2G126 DUAL BUFFER GATE WITH 3-STATE OUTPUTS Description The 74LVC2G126 is a dual buffer gate with 3-state outputs. The device is designed for operation over a power supply range of 1.65V to 5.5V. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing damaging current backflow when the device is powered down. Pin Assignments (Top View) 1OE 1 8 VCC 1A 2 7 2OE (Top View) 1OE 1 8 VCC 1A 2 7 2OE 2Y 3 6 1Y 2Y 3 6 1Y GND 4 5 2A GND 4 5 2A X2-DFN1210-8 X2-DFN1410-8/X2-DFN2010-8 Features  Wide Supply Voltage Range from 1.65 to 5.5V  ±24mA Output Drive at 3.3V  CMOS Low Power Consumption  IOFF Supports Partial-Power-Down Mode Operation  Inputs accept up to 5.5V  Schmitt Trigger Action at all inputs makes the circuit tolerant for slower input rise and fall times. The hysteresis is typically 100mV at VCC = 3.0V.  ESD Protection Exceeds JESD 22  2000-V Human Body Model (A114)  Exceeds 1000-V Charged Device Model (C101)  Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)  Halogen and Antimony Free. “Green” Device (Note 3)  For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative. https://www.diodes.com/quality/product-definitions/ Applications  Voltage Level Shifting  General Purpose Logic  Power Down S...