Document
GS8662D07/10/19/37BD-450/400/350/333/300
165-Bump BGA Commercial Temp Industrial Temp
72Mb SigmaQuad-II+TM Burst of 4 SRAM
450 MHz–300 MHz 1.8 V VDD
1.8 V and 1.5 V I/O
Features
• 2.0 Clock Latency • Simultaneous Read and Write SigmaQuad™ Interface • JEDEC-standard pinout and package • Dual Double Data Rate interface • Byte Write controls sampled at data-in time • Burst of 4 Read and Write • On-Die Termination (ODT) on Data (D), Byte Write (BW),
and Clock (K, K) inputs • 1.8 V +100/–100 mV core power supply • 1.5 V or 1.8 V HSTL Interface • Pipelined read operation • Fully coherent read and write pipelines • ZQ pin for programmable output drive strength • Data Valid Pin (QVLD) Support • IEEE 1149.1 JTAG-compliant Boundary Scan • 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package • RoHS-compliant 165-bump BGA package available
SigmaQuad™ Family Overview
The GS8662D07/10/19/37BD are built in compliance with the SigmaQuad-II+ SRAM pinout standard for Separate I/O synchronous SRAMs. They are 75,497,472-bit (72Mb) SRAMs. The GS8662D07/10/19/37BD SigmaQuad SRAMs
are just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS8662D07/10/19/37BD SigmaQuad-II+ SRAMs are synchronous devices. They employ two input register clock inputs, K and K. K and K are independent single-ended clock inputs, not differential inputs to a single differential clock input buffer.
Each internal read and write operation in a SigmaQuad-II+ B4 RAM is four times wider than the device I/O bus. An input data bus de-multiplexer is used to accumulate incoming data before it is simultaneously written to the memory array. An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed. Therefore the address field of a SigmaQuad-II+ B4 RAM is always two address pins less than the advertised index depth (e.g., the 8M x 8 has a 2M addressable index).
tKHKH tKHQV
-450 2.22 ns 0.45 ns
Parameter Synopsis
-400 2.5 ns 0.45 ns
-350 2.86 ns 0.45 ns
-333 3.0 ns 0.45 ns
-300 3.3 ns 0.45 ns
Rev: 1.02b 11/2011
1/29
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2011, GSI Technology
GS8662D07/10/19/37BD-450/400/350/333/300
8M x 8 SigmaQuad-II SRAM—Top View
123456789
A
CQ SA SA
W
NW1
K
NC/SA (144Mb)
R
SA
B
NC
NC
NC
SA
NC/SA (288Mb)
K
NW0 SA
NC
C NC NC NC VSS SA NC SA VSS NC
D NC D4 NC VSS VSS VSS VSS VSS NC
E
NC
NC
Q4
VDDQ
VSS
VSS
VSS VDDQ NC
F
NC
NC
NC
VDDQ
VDD
VSS
VDD VDDQ NC
G
NC D5
Q5
VDDQ
VDD
VSS
VDD VDDQ NC
H
Doff
VREF
VDDQ
VDDQ
VDD
VSS
VDD
VDDQ
VDDQ
J
NC
NC
NC
VDDQ
VDD
VSS
VDD VDDQ NC
K
NC
NC
NC
VDDQ
VDD
VSS
VDD VDDQ NC
L
NC
Q6
D6
VDDQ
VSS
VSS
VSS VDDQ
NC
M NC NC NC VSS VSS VSS VSS VSS NC
N NC D7 NC VSS SA SA SA VSS NC
P NC NC Q7 SA SA QVLD SA SA NC
R
TDO TCK
SA
SA
SA ODT SA
SA
SA
11 x 15 Bump BGA—13 x 15 mm Body—1 mm Bump Pitch
Notes: 1. NW0 controls writes to D0:D3. NW1 controls writes to D4:D7. 2. Pins A7 and B5 are the expansion addresses.
10 SA
NC NC NC D2 NC NC VREF Q1 NC NC NC NC NC TMS
11 CQ
Q3 D3 NC Q2 NC NC ZQ D1 NC Q0 D0 NC NC TDI
Rev: 1.02b 11/2011
2/29
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2011, GSI Technology
GS8662D07/10/19/37BD-450/400/350/333/300
8M x 9 SigmaQuad-II SRAM—Top View
123456789
A
CQ SA SA
W
NC
K
NC/SA (144Mb)
R
SA
B
NC
NC
NC
SA
NC/SA (288Mb)
K
BW0 SA
NC
C NC NC NC VSS SA NC SA VSS NC
D NC D5 NC VSS VSS VSS VSS VSS NC
E
NC
NC
Q5
VDDQ
VSS
VSS
VSS VDDQ NC
F
NC
NC
NC
VDDQ
VDD
VSS
VDD VDDQ NC
G
NC D6
Q6
VDDQ
VDD
VSS
VDD VDDQ NC
H
Doff
VREF
VDDQ
VDDQ
VDD
VSS
VDD
VDDQ
VDDQ
J
NC
NC
NC
VDDQ
VDD
VSS
VDD VDDQ NC
K
NC
NC
NC
VDDQ
VDD
VSS
VDD VDDQ NC
L
NC
Q7
D7
VDDQ
VSS
VSS
VSS VDDQ
NC
M NC NC NC VSS VSS VSS VSS VSS NC
N NC D8 NC VSS SA SA SA VSS NC
P NC NC Q8 SA SA QVLD SA SA NC
R
TDO TCK
SA
SA
SA ODT SA
SA
SA
11 x 15 Bump BGA—13 x 15 mm Body—1 mm Bump Pitch
Notes: 1. BW0 controls writes to D0:D8. 2. Pins A7 and B5 are the expansion addresses.
10 SA
NC NC NC D3 NC NC VREF Q2 NC NC NC NC D0 TMS
11 CQ
Q4 D4 NC Q3 NC NC ZQ D2 NC Q1 D1 NC Q0 TDI
Rev: 1.02b 11/2011
3/29
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2011, GSI Technology
GS8662D07/10/19/37BD-450/400/350/333/300
4M x 18 SigmaQuad-II+ SRAM—Top View
123456789
A
CQ
NC/SA (144Mb)
SA
W
BW1
K
NC/SA (288Mb )
R
SA
B NC Q9 D9 SA NC K BW0 SA NC
C NC NC D10 VSS SA NC SA VSS NC
D NC D11 Q10 VSS VSS VSS VSS VSS NC
E NC NC Q11 VDDQ VSS VSS VSS VDDQ NC
F
NC
Q12
D12
VDDQ
VDD
VSS
VDD VDDQ NC
G
NC
.