Document
54LS42 DM54LS42 DM74LS42 BCD Decimal Decoders
June 1989
54LS42 DM54LS42 DM74LS42 BCD Decimal Decoders
General Description
These BCD-to-decimal decoders consist of eight inverters and ten four-input NAND gates The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates Full decoding of input logic ensures that all outputs remain off for all invalid (10–15) input conditions
Connection Diagram
Dual-In-Line Package
TL F 6365 – 1
Order Number 54LS42DMQB 54LS42FMQB DM54LS42J DM54LS42W DM74LS42M or DM74LS42N See NS Package Number J16A M16A N16E or W16A
Logic Diagram
Features
Y Diode clamped inputs
Y Also for applications as 4-line-to-16-line decoders 3line-to-8-line decoders
Y All outputs are high for invalid input conditions
Y Alternate Military Aerospace device (54LS42) is available Contact a National Semiconductor Sales Office Distributor for specifications
Function Table
No BCD Inputs
Decimal Outputs
DCBA0 1 2 3 4 5 6 7 8 9
0 L L L L L.