DatasheetsPDF.com

8V79S680 Dataheets PDF



Part Number 8V79S680
Manufacturers IDT
Logo IDT
Description JESD204B Compliant Fanout Buffer/Divider
Datasheet 8V79S680 Datasheet8V79S680 Datasheet (PDF)

JESD204B Compliant Fanout Buffer and Divider 8V79S680 Datasheet Description The 8V79S680 is a fully integrated, clock and SYSREF signal fanout buffer for JESD204B applications. It is designed as a high-performance clock and converter synchronization solution for wireless base station radio equipment boards with JESD204B subclass 0, 1 and 2 compliance. The main function of the device is the distribution and fanout of high-frequency clocks and low-frequency system reference signals generated by .

  8V79S680   8V79S680


Document
JESD204B Compliant Fanout Buffer and Divider 8V79S680 Datasheet Description The 8V79S680 is a fully integrated, clock and SYSREF signal fanout buffer for JESD204B applications. It is designed as a high-performance clock and converter synchronization solution for wireless base station radio equipment boards with JESD204B subclass 0, 1 and 2 compliance. The main function of the device is the distribution and fanout of high-frequency clocks and low-frequency system reference signals generated by a JESB204B clock generator such as the IDT 8V19N480, extending its fanout capabilities and providing additional phase-delay. The 8V79S680 is optimized to deliver very low phase noise clocks and precise, phase-adjustable SYSREF synchronization signals as required in GSM, WCDMA, LTE, LTE-A radio board implementations. Low-skew outputs, low device-to-device skew characteristics and fast output rise/fall times help the system design to achieve deterministic clock and SYSREF phase relationship across.


8T74S208C-01 8V79S680 8V79S674


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)