9DBV0941 Data Sheet PDF | IDT





(Datasheet) 9DBV0941 PDF Download

Part Number 9DBV0941
Description 9-output 1.8V HCSL Fanout Buffer
Manufacture IDT
Total Page 18 Pages
PDF Download Download 9DBV0941 Datasheet PDF

Features: 9-output 1.8V HCSL Fanout Buffer w/Zo=10 0ohms 9DBV0941 DATASHEET Description The 9DBV0941 is a member of IDT's Full- Featured PCIe family. The device has 9 output enables for clock management, an d 3 selectable SMBus addresses. It has integrated terminations for direct conn ection to 100ohm transmission lines. Re commended Application PCIe Gen1-3 clock distribution in Storage, Networking, C ompute, Consumer Output Features • 9 - 1-200MHz Low-Power (LP) HCSL DIF pair s w/ZO=100 • Easy AC-coupling to o ther logic families, see IDT applicatio n note AN-891 Key Specifications • Ad ditive cycle-to-cycle jitter <5ps • O utput-to-output skew < 60ps • Additiv e phase jitter is <100fs rms for PCIe G en3 • Additive phase jitter <300fs rm s (12kHz-20MHz @125MHz) Block Diagram Features/Benefits • 100ohm direct con nect; saves 36 resistors and 62mm2 comp ared to standard HCSL • 53mW typical power consumption; eliminates thermal c oncerns • Outputs can optionally be supplied from any voltage.

Keywords: 9DBV0941, datasheet, pdf, IDT, 9-output, 1.8V, HCSL, Fanout, Buffer, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

9DBV0941 datasheet
9-Output 1.8V HCSL Fanout Buffer
with Zo = 100ohms
9DBV0941
DATASHEET
Description
The 9DBV0941 is a member of IDT's Full-Featured PCIe
family. The device has 9 output enables for clock
management, and 3 selectable SMBus addresses. It has
integrated terminations for direct connection to 100
transmission lines.
Recommended Application
PCIe Gen1–3 clock distribution in Storage, Networking,
Compute, Consumer
Output Features
9 1–200MHz Low-Power (LP) HCSL DIF pairs with
ZO = 100
Easy AC-coupling to other logic families, see IDT
application note AN-891
Key Specifications
Additive cycle-to-cycle jitter < 5ps
Output-to-output skew < 60ps
Additive phase jitter is < 100fs rms for PCIe Gen3
Additive phase jitter < 300fs rms (12kHz-20MHz at
125MHz)
Block Diagram
vOE(8:0)#
9
CLK_IN
CLK_IN#
vSADR
^CKPWRGD_PD#
SDATA_3.3
SCLK_3.3
CONTROL
LOGIC
Features/Benefits
100direct connect; saves 36 resistors and 62mm2
compared to standard HCSL
53mW typical power consumption; eliminates thermal
concerns
Outputs can optionally be supplied from any voltage
between 1.05V and 1.8V; maximum power savings
OE# pins; support DIF power management
HCSL-compatible differential input; can be driven by
common clock sources
SMBus-selectable features allow optimization to customer
requirements
Slew rate for each output; allows tuning for various line
lengths
Differential output amplitude; allows tuning for various
application environments
1MHz to 200MHz operating frequency
3.3V tolerant SMBus interface works with legacy controllers
Selectable SMBus addresses; multiple devices can easily
share an SMBus segment
Device contains default configuration; SMBus interface not
required for device operation
6 x 6 mm 48-VFQFPN; minimal board space
DIF8
DIF7
DIF6
DIF5
DIF4
DIF3
DIF2
DIF1
DIF0
9DBV0941 MARCH 14, 2017
1 ©2017 Integrated Device Technology, Inc.

9DBV0941 datasheet   9DBV0941 datasheet   9DBV0941 datasheet   9DBV0941 datasheet   9DBV0941 datasheet   9DBV0941 datasheet   9DBV0941 datasheet  
9DBV0941 datasheet   9DBV0941 datasheet   9DBV0941 datasheet   9DBV0941 datasheet   9DBV0941 datasheet   9DBV0941 datasheet   9DBV0941 datasheet  






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)