9ZXL0831 Datasheet: Low-power 8-output differential buffer





9ZXL0831 Low-power 8-output differential buffer Datasheet

Part Number 9ZXL0831
Description Low-power 8-output differential buffer
Manufacture IDT
Total Page 18 Pages
PDF Download Download 9ZXL0831 Datasheet PDF

Features: 8-OUTPUT DB800ZL DATASHEET 9ZXL0831 Ge neral Description The 9ZXL0831 is a low -power 8-output differential buffer tha t meets all the performance requirement s of the Intel DB800ZL specification. I t is suitable for PCI-Express Gen1/2/3 or QPI/UPI applications, and uses a fix ed external feedback to maintain low dr ift for demanding QPI/UPI applications. Recommended Application Buffer for Rom ley, Grantley and Purley Servers, SSD d rives and PCIe Output Features • 8 - LP-HCSL Output Pairs Block Diagram Fea tures/Benefits • Low-power push-pull outputs; Save power and board space - n o Rp • Space-saving 48-pin VFQFPN pac kage • Fixed feedback path for 0ps in put-to-output delay • 8 OE# pins; har dware control of each output • PLL or bypass mode; PLL can dejitter incoming clock • 100MHz or 133MHz PLL mode op eration; supports PCIe and QPI applicat ions • Selectable PLL bandwidth; mini mizes jitter peaking in downstream PLL' s • Spread Spectrum Compatible; tracks spreading input clock .

Keywords: 9ZXL0831, datasheet, pdf, IDT, Low-power, 8-output, differential, buffer, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

8-OUTPUT DB800ZL
DATASHEET
9ZXL0831
General Description
The 9ZXL0831 is a low-power 8-output differential buffer
that meets all the performance requirements of the Intel
DB800ZL specification. It is suitable for PCI-Express
Gen1/2/3 or QPI/UPI applications, and uses a fixed external
feedback to maintain low drift for demanding QPI/UPI
applications.
Recommended Application
Buffer for Romley, Grantley and Purley Servers, SSD drives
and PCIe
Output Features
8 - LP-HCSL Output Pairs
Block Diagram
Features/Benefits
Low-power push-pull outputs; Save power and board
space - no Rp
Space-saving 48-pin VFQFPN package
Fixed feedback path for 0ps input-to-output delay
8 OE# pins; hardware control of each output
PLL or bypass mode; PLL can dejitter incoming clock
100MHz or 133MHz PLL mode operation; supports PCIe
and QPI applications
Selectable PLL bandwidth; minimizes jitter peaking in
downstream PLL's
Spread Spectrum Compatible; tracks spreading input
clock for low EMI
Key Specifications
Cycle-to-cycle jitter <50ps
Output-to-output skew <65 ps
Input-to-output delay variation <50ps
PCIe Gen3 phase jitter <1.0ps RMS
QPI/UPI 9.6GT/s 12UI phase jitter <0.2ps RMS
OE(7:0)#
DIF_IN
DIF_IN#
HIBW_BYPM_LOBW#
100M_133M#
CKPWRGD/PD#
Logic
SMBDAT
SMBCLK
Z-PLL
(SS Compatible)
DFB_OUT_NC
DIF(7:0)
IDT® 8-OUTPUT DB800ZL
1
9ZXL0831
REV E 081616

                    
                    






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)