Document
Si5365
PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER
Features
Not recommended for new
Five clock outputs with selectable
designs. For alternatives, see the signal format (LVPECL, LVDS,
Si533x family of products.
CML, CMOS)
Selectable output frequencies Support for ITU G.709 FEC ratios ranging from 19.44 to 1050 MHz (255/238, 255/237, 255/236)
Low jitter clock outputs w/jitter LOS alarm outputs
generation as low as 0.6 ps rms Pin-programmable settings
(50 kHz–80 MHz)
On-chip voltage regulator for
Integrated loop filter with
1.8 ±5%, 2.5 V ±10%, or
selectable loop bandwidth (150 kHz to 1.3 MHz)
3.3 V ±10% operation Small size: 14 x 14 mm 100-pin
Four clock inputs w/manual or
TQFP
automatically controlled switching
Pb-free, RoHS compliant
Applications
SONET/SDH OC-48/STM-16 ITU G.709 line cards and STM-64/OC-192 line cards Test and measurement
GbE/10GbE, 1/2/4/8/10GFC line cards
Description
The Si5365.