Multi-standard Transceiver. LMS6002D Datasheet

LMS6002D Transceiver. Datasheet pdf. Equivalent


Part LMS6002D
Description Multi-band Multi-standard Transceiver
Feature LMS6002D Multi-band Multi-standard Transceiver with Integrated Dual DACs and ADCs SUMMARY FEATURES .
Manufacture Lime Microsystems
Datasheet
Download LMS6002D Datasheet


LMS6002D Multi-band Multi-standard Transceiver with Integrat LMS6002D Datasheet
Recommendation Recommendation Datasheet LMS6002D Datasheet




LMS6002D
LMS6002D
Multi-band Multi-standard
Transceiver with Integrated
Dual DACs and ADCs
SUMMARY FEATURES
Single chip transceiver covering 0.3-3.8GHz
frequency range
Digital interface to baseband with integrated 12 bit
D/A and A/D converters
Fully differential baseband signals
Few external components
Programmable modulation bandwidth: 1.5, 1.75, 2.5,
2.75, 3, 3.84, 5, 5.5, 6, 7, 8.75, 10, 12, 14, 20 and 28MHz
Supports both TDD and FDD operation modes
Low voltage operation, 1.8V and 3.3V
120 pin DQFN package
Power down option
Serial port interface
APPLICATIONS
Femtocell and Picocell base stations
Repeaters
Broadband wireless communication devices for
WCDMA/HSPA, LTE, GSM, CDMA2000, IEEE® 802.16x
radios
12
TXD[11:0]
TX_IQ_SEL
TX_CLK
RX_CLK_OUT
RX_CLK
RX_IQ_SEL
RXD[11:0]
12
22
IQ DACs
12
IDAC
QDAC
12
/2
TX Power
Control
TX Gain
Control
TXLPF TXVGA1 DAC TXMIX
LO Leakage
TXVGA2
PA1
DAC
0o 90o
TXPLL
PA2
AUXPA
LMS6002D
2
TXOUT1
TXOUT2
2
/2
12
IADC
QADC
12 IQ ADCs RXVGA2 RXLPF
RXOUTSW
22
RXPLL
0o 90o
RXVGA1 RXMIX
RX Power
Control
RX Gain
Control
LNA1
LNA2
2
2
LNA3
RXLNA 2
RXIN1
RXIN2
RXIN3
SPI
Figure 1: Functional block diagram
GENERAL DESCRIPTION
The LMS6002D is a fully integrated, multi-band, multi-standard RF
transceiver for 3GPP (WCDMA/HSPA, LTE), 3GPP2 (CDMA2000) and
4G LTE applications, as well as for GSM pico BTS. It combines the
Document version: 1.1.0
Last modified: 03/12/2012
© Copyright Lime Microsystems
LNA, PA driver, RX/TX mixers, RX/TX filters, synthesizers, RX gain
control, and TX power control with very few external components.
The information contained in this document is subject to change
without prior notice. Lime Microsystems assumes no responsibility
for its use, nor for infringement of patents or other rights of third
parties. Lime Microsystems' standard terms and conditions apply at
all times.



LMS6002D
LMS6002D - Multi-band Multi-standard
Transceiver with Integrated Dual DACs and ADCs
The top level architecture of LMS6002D transceiver is shown in Figure
1. Both transmitter and receiver are implemented as zero IF
architectures providing up to 28MHz modulation bandwidth (equivalent
to 14MHz baseband IQ bandwidth).
On the transmit side, IQ DAC samples from the baseband processor
are provided to the LMS6002D on a 12 bit multiplexed parallel CMOS
input level bus. Analog IQ signals are generated by on chip transmit
DACs. These are fed to the TXINI and TXINQ inputs. Transmit low pass
filters (TXLPF) remove the images generated by zero hold effect of the
DACs. The IQ signals are then amplified (TXVGA1) and DC offset is
inserted in the IQ path by LO leakage DACs in order to cancel the LO
leakage. The IQ signals are then mixed with the transmit PLL (TXPLL)
output to produce a modulated RF signal. This RF signal is then split
and amplified by two separate variable gain amplifiers (TXVGA2) and
two off chip outputs are provided as RF output.
mixed with the receive PLL (RXPLL) output to directly down convert to
baseband. Large AGC steps can be implemented by an IF amplifier
(RXVGA1) prior to the programmable bandwidth lowpass channel
select filters (RXLPF). The received IQ signal is further amplified by a
programmable gain amplifier RXVGA2. DC offset is applied at the input
of RXVGA2 to prevent saturation and to preserve receive the ADC(s)
dynamic range. The resulting analog receive IQ signals are converted
into the digital domain using the on chip receive ADCs and provided as
an output to the baseband processor on a multiplexed 12 bit CMOS
output level parallel bus. The receive clock, RX_CLK, is provided off
chip at the RX_CLK_OUT pin and can be used to synchronise with the
baseband digital receive data sampling clock.
By closing the RXOUT switch and powering down RXVGA2, the
RXOUTI and RXOUTQ pins can be used as IQ ADCs inputs. In this
configuration the ADCs can be used to measure two external signals,
such as an off chip PA temperature sensor or peak detector.
Transmitter gain control range of 56dB is provided by IF (TXVGA1,
31dB range) and RF (TXVGA2, 25 dB range) variable gain amplifiers.
Both TXVGAs have 1dB gain step control.
The LMS6002D provides an RF loop back option (see Figure 1) which
enables the TX RF signal to be fed back into the baseband for
calibration and test purposes. The RF loop back signal is amplified by
an auxiliary PA (AUXPA) in order to increase the dynamic range of the
loop.
On the receive side, three separate inputs are provided each with a
dedicated LNA. Each port preconditioned RF signal is first amplified by
a programmable low noise amplifier (RXLNA). The RF signal is then
Two transmitter outputs (TXOUT1, TXOUT2) and three receiver inputs
(RXIN1, RXIN2, RXIN3) are provided to facilitate multi-band operation.
The functionality of the LMS6002D is fully controlled by a set of internal
registers which can be accessed through a serial port.
In order to enable full duplex operation, the LMS6002D contains two
separate synthesizers (TXPLL, RXPLL) both driven from the same
reference clock source PLLCLK. The PLLCLK signal is provided at the
PLLCLKOUT output pin and can be used as the baseband clock.
Differential signalling is done in the receive and transmit analog paths
throughout the chip.
Parameter
TRX RF Frequency Range
Baseband Bandwidth
Frequency Resolution
TRX 3.3V Supply
TRX 1.8V Supply
TX Supply Current
RX Supply Current
Digital Core Supply Voltage
Digital Peripheral (IO)
Supply Voltage
Ambient Temperature
Storage Temperature
Maximum RF Output Power
Absolute Maximum RF Input
Power
PLL Reference Clock
PLL Phase Noise
Condition/Comment
Using 41MHz PLL reference clock
At maximum gain
At maximum gain
Can go below 3.3V nominal to
support LV CMOS signalling
Continuous wave
No damage
For continuous LO frequency
range
1MHz offset
Min
0.3
0.75
3.1
1.7
1.7
1.7
-40
-65
23
23
Table 1: General specifications
Typ
3.3
1.8
280
220
1.8
3.3
25
6
-125
Max
3.8
14
2.4
3.5
1.9
1.9
3.5
85
125
41
Unit
GHz
MHz
Hz
V
V
mA
mA
V
V
oC
oC
dBm
dBm
MHz
dBc/Hz
LMS6002D
2
© Copyright Lime Microsystems







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)