Signal Processor. NJU26060-04A Datasheet

NJU26060-04A Processor. Datasheet pdf. Equivalent

NJU26060-04A Datasheet
Recommendation NJU26060-04A Datasheet
Part NJU26060-04A
Description Digital Signal Processor
Feature NJU26060-04A; NJU26060-04A Digital Signal Processor with PWM Modulator for Speaker System  General Description .
Manufacture New Japan Radio
Datasheet
Download NJU26060-04A Datasheet




New Japan Radio NJU26060-04A
NJU26060-04A
Digital Signal Processor with PWM Modulator
for Speaker System
General Description
Package
The NJU26060-04A is a high performance 24-bit digital signal processor
included sampling rate converter (SRC), PWM modulators.
The NJU26060-04A provides eala & eala Rebirth, eala Stereo Expander
of NJRC Original Sound Enhancement, Dynamic Bass Boost, 256TAP FIR
Filter, 12bands PEQ, two systems Limiter. These kinds of sound functions
are suitable for TV, minicomponent, CD radio-cassette, speakers system
and other audio products.
Features
NJU26060V-04A
- Hardware
24bit Fixed-point Digital Signal Processing
Clock Frequency
: 24.576MHz, Embedded PLL Circuit
Sampling rate converter (SRC) : Fs=8kHz to 192kHz 48kHz
PWM modulator
: 4ch Outputs (2 stereos)
Digital interface transmitter (DIT) : 1 port
Digital Audio Interface
Digital Audio Format
: 3 Input ports / 2 Output ports (switch over from PWM output)
: I2S 24bit, Left-justified, Right-justified, BCK : 32/64fs
Master / Slave Mode
- Sampling Rate Converter: Slave mode
- DSP: Master Mode
Host Interface
: I2C Bus ( Fast-mode/400kbps)
Power Supply
Input terminal:
: VDD = 3.3V
: 5V Input tolerant
Package
: SSOP44 (Pb-Free)
- Software
Input Signal Selector
Input Signal Detector
HPF
12Bands PEQ
256Taps FIR Filter
Limiter (SDO0/SDO1)
DRC (3Bands)
eala / eala Rebirth
eala Stereo Expander
DBB (Dynamic Bass Boost)
Xover (HPF/LPF)
BEEP
SubWoofer Output
Master Volume
Input Trimmer / Output Trimmer
* The detail hardware specification of the NJU26060-04A is described in the NJU26060 Series Hardware
Specification.
Ver.2014.02.21
-1-



New Japan Radio NJU26060-04A
NJU26060-04A
DSP Block Diagram
SDI0
SDI1
SDI2
BCKI
LRI
SCL
SDA
RESETb
BCKO
LRO
MCKO
CLKOUT
CLK
BCKO
LRO
Serial Audio
Interface
(Master)
SDI
Select
BCKO
LRO
512fs
Sampling Rate
Convertor
(Slave)
I2C INTERFACE
TIMING
GENERATOR /
PLL
2048fs
256fs
512fs
24Bit Fixed-point DSP Core
PROGRAM
CONTROL
ALU
24Bit x 24Bit
MULTIPLIER
ADDRESS GENERATION UNIT
Over Sampling
Digital Filter
Over Sampling
Digital Filter
PWM Modulator 0
Delta-Sigma
Modulator
Delta-Sigma
Modulator
PWM
Generator
PWM
Generator
Over Sampling
Digital Filter
PWM Modulator 1
Delta-Sigma
Modulator
Over Sampling
Digital Filter
Delta-Sigma
Modulator
PWM
Generator
SDO0
PWM
Generator
SDO1
S/PDIF
Transmitter
GPIO
INTERFACE
OFF
FIRMWARE
OTP
PROGRAM
RAM
DATA RAM0
DATA RAM1
1.8V
LDO
OUTLP0
OUTLN0
OUTRP0
OUTRN0
PWMEN0
PWM_MUTEb
PWM_DISb
PWM_ERRb
OUTLP1
OUTLN1
OUTRP1
OUTRN1
PWMEN1
SDO
GPO
WDC
PROC
VREGO
Fig 1. NJU26060-04A Hardware Block Diagram
Function Block Diagram
Sampling
Rate
Converter
Signal
Level
Deteteor
Input
HPF
Trimmer (2nd order)
eala /
eala
rebirth
eala
Stereo
Expander
PEQ
(12band)
Lch / Rch
Volume
Master
Volume
Dynamic
Bass
Boost
Delay
FIR
(256tap)
HPF
(4th order)
LPF
(4th order)
HPF
LPF
DRC
DRC
DRC
Matrix
(L+R)/2
for 2.1ch
SDO0
Output
Trimmer
Beep
SDO0
Limiter
SDO1
Output
Trimmer
SDO1
Limiter
Fig 2. NJU26060-04A Block Diagram
-2-
Ver.2014.02.21



New Japan Radio NJU26060-04A
Pin Configuration
RESETb
PWM_MUTEb
PWM_DISb
SDA
SCL
LRI
BCKI
SDI0
SDI1
SDI2
REGDISb
VDD
VSS
VREGO
VDDPLL
VSSPLL
PWMEN1
OUTRN1
OUTRP1
OUTLN1
OUTLP1
VSSPWM
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
NJU26060-04A
NJU26060-04A
44 BCKO
43 LRO
42 MCKO
41 SDO
40 TEST3
39 GPO
38 WDC
37 PROC
36 TEST2
35 CLK
34 CLKOUT
33 VDD
32 VSS
31 VREGO
30 TEST1
29 PWM_ERRb
28 PWMEN0
27 OUTRN0
26 OUTRP0
25 OUTLN0
24 OUTLP0
23 VDDPWM
Fig 3. NJU26060-04A Pin Configuration
Ver.2014.02.21
-3-







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)