Clock Multiplier. CY2300 Datasheet

CY2300 Multiplier. Datasheet pdf. Equivalent

CY2300 Datasheet
Recommendation CY2300 Datasheet
Part CY2300
Description Phase-Aligned Clock Multiplier
Feature CY2300; CY2300 Phase-Aligned Clock Multiplier Phase-Aligned Clock Multiplier Features ■ 10 MHz to 166.67 MH.
Manufacture Cypress Semiconductor
Datasheet
Download CY2300 Datasheet




Cypress Semiconductor CY2300
CY2300
Phase-Aligned Clock Multiplier
Phase-Aligned Clock Multiplier
Features
10 MHz to 166.67 MHz output operating range
Four-multiplier configuration
Single PLL architecture
Phase aligned outputs
Low jitter, high accuracy outputs
Output enable pin
3.3 V operation
5 V tolerant input
Internal loop filter
8-pin 150-mil small-outline integrated circuit (SOIC) package
Commercial temperature
Functional Description
The CY2300 is a four output 3.3 V phase-aligned system clock
designed to distribute high-speed clocks in PC, workstation,
datacom, telecom, and other high-performance applications.
The part allows the user to obtain 1/2x, 1x, 1x and 2x REFIN
output frequencies on respective output pins.
The part has an on-chip PLL which locks to an input clock
presented on the REFIN pin. The input-to-output skew is
guaranteed to be less than 200 ps, and output-to-output skew
is guaranteed to be less than 200 ps.
Multiple CY2300 devices can accept the same input clock and
distribute it in a system. In this case, the skew between the
outputs of two devices is guaranteed to be less than 400 ps.
The CY2300 is available in commercial temperature range.
For a complete list of related documentation, click here.
Logic Block Diagram
FBK
REFIN
/2
PLL
OE
Divider
Logic
1/2xREF
REF
REF
2xREF
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 38-07252 Rev. *J
• San Jose, CA 95134-1709 • 408-943-2600
Revised January 2, 2018



Cypress Semiconductor CY2300
CY2300
Contents
Pinouts .............................................................................. 3
Pin Definitions .................................................................. 3
Maximum Ratings ............................................................. 4
Operating Conditions ....................................................... 4
Electrical Characteristics ................................................. 4
Thermal Resistance .......................................................... 4
Test Circuits ...................................................................... 5
Switching Characteristics ................................................ 5
Switching Waveforms ...................................................... 6
Ordering Information ........................................................ 7
Ordering Code Definitions ........................................... 7
Package Drawing and Dimensions ................................. 8
Reference Documents ...................................................... 9
Acronyms .......................................................................... 9
Document Conventions ................................................... 9
Units of Measure ......................................................... 9
Errata ............................................................................... 10
Part Numbers Affected .............................................. 10
CY2300 Errata Summary .......................................... 10
CY2300 Qualification Status of fixed silicon .............. 10
Document History Page ................................................. 12
Sales, Solutions, and Legal Information ...................... 13
Worldwide Sales and Design Support ....................... 13
Products .................................................................... 13
PSoC®Solutions ....................................................... 13
Cypress Developer Community ................................. 13
Technical Support ..................................................... 13
Document Number: 38-07252 Rev. *J
Page 2 of 13



Cypress Semiconductor CY2300
Pinouts
Figure 1. 8-pin SOIC pinout (Top View)
1/2xREF
GND
REFIN
REF
1
2
3
4
8 OE
7 VDD
6 2xREF
5 REF
Pin Definitions
Pin Signal [1]
Description
1 1/2xREF Clock output, 1/2x reference
2 GND Ground
3 REFIN Input reference frequency, 5 V tolerant input
4 REF Clock output reference
5 REF Clock output reference
6 2xREF Clock output, 2x reference
7 VDD 3.3 V Supply
8 OE Output enable (weak pull-up)
CY2300
Note
1. Weak pull-down on all outputs.
Document Number: 38-07252 Rev. *J
Page 3 of 13







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)