T1/E1/J1 BITS ELEMENT - HARDWARE MANUAL
XRT86VL30
T1/E1/J1 BITS ELEMENT - HARDWARE MANUAL
DECEMBER 2009
REV. 1.0.4
GENERAL DESCRIPTION
The XRT86VL30 is a sin...
Description
XRT86VL30
T1/E1/J1 BITS ELEMENT - HARDWARE MANUAL
DECEMBER 2009
REV. 1.0.4
GENERAL DESCRIPTION
The XRT86VL30 is a single channel T1/E1/J1 BITS clock recovery element and framer and LIU integrated solution featuring R3 technology (Relayless, Reconfigurable, Redundancy). The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL30 provides protection from power failures and hot swapping.
The XRT86VL30 contains an integrated DS1/E1/J1 framer and LIU which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ ITU_T specifications. The framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats.
The Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers which encapsulate contents of the Transmit HDLC buff...
Similar Datasheet