M28C64 Datasheet | 64 Kbit (8K x 8) Parallel EEPROM





(PDF) M28C64 pdf File Download

Part Number M28C64
Description 64 Kbit (8K x 8) Parallel EEPROM
Manufacture STMicroelectronics
Total Page 24 Pages
PDF Download Download M28C64 PDF File

Features: M28C64 64 Kbit (8K x 8) Parallel EEPROM With Software Data Protection NOT FOR N EW DESIGN s Fast Access Time: – 90 n s at VCC=5 V for M28C64 and M28C64-A 120 ns at VCC=3 V for M28C64-xxW s Si ngle Supply Voltage: – 4.5 V to 5.5 V for M28C64 and M28C64-A – 2.7 V to 3 .6 V for M28C64-xxW s Low Power Consump tion s Fast BYTE and PAGE WRITE (up to 64 Bytes) – 1 ms at VCC=4.5 V for M28 C64-A – 3 ms at VCC=4.5 V for M28C64 – 5 ms at VCC=2.7 V for M28C64-xxW s Enhanced Write Detection and Monitoring : – Ready/Busy Open Drain Output – Data Polling – Toggle Bit – Page Lo ad Timer Status s JEDEC Approved Bytewi de Pin-Out s Software Data Protection s 100000 Erase/Write Cycles (minimum) s Data Retention (minimum): – 40 Years for M28C64 and M28C64-xxW – 10 Years for M28C64-A 28 1 PDIP28 (BS) 28 1 SO2 8 (MS) 300 mil width Figure 1. Logic Di agram VCC PLCC32 (KA) TSOP28 (NS) 8 x 13.4 mm Table 1. Signal Names A0-A12 Address Input DQ0-DQ7 Data Input / Output W Write Enable E.

Keywords: M28C64, datasheet, pdf, STMicroelectronics, 64, Kbit, 8K, x, 8, Parallel, EEPROM, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

M28C64
64 Kbit (8K x 8) Parallel EEPROM
With Software Data Protection
NOT FOR NEW DESIGN
s Fast Access Time:
– 90 ns at VCC=5 V for M28C64 and M28C64-A
– 120 ns at VCC=3 V for M28C64-xxW
s Single Supply Voltage:
– 4.5 V to 5.5 V for M28C64 and M28C64-A
– 2.7 V to 3.6 V for M28C64-xxW
s Low Power Consumption
s Fast BYTE and PAGE WRITE (up to 64 Bytes)
– 1 ms at VCC=4.5 V for M28C64-A
– 3 ms at VCC=4.5 V for M28C64
– 5 ms at VCC=2.7 V for M28C64-xxW
s Enhanced Write Detection and Monitoring:
– Ready/Busy Open Drain Output
– Data Polling
– Toggle Bit
– Page Load Timer Status
s JEDEC Approved Bytewide Pin-Out
s Software Data Protection
s 100000 Erase/Write Cycles (minimum)
s Data Retention (minimum):
– 40 Years for M28C64 and M28C64-xxW
– 10 Years for M28C64-A
28
1
PDIP28 (BS)
28
1
SO28 (MS)
300 mil width
Figure 1. Logic Diagram
VCC
PLCC32 (KA)
TSOP28 (NS)
8 x 13.4 mm
Table 1. Signal Names
A0-A12
Address Input
DQ0-DQ7
Data Input / Output
W Write Enable
E Chip Enable
G Output Enable
RB Ready / Busy
VCC
Supply Voltage
VSS Ground
13
A0-A12
8
DQ0-DQ7
W M28C64
E
RB
G
VSS
AI01350C
April 2001
This is information on a product still in production but not recommended for new designs.
1/24

                    
                    






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)