Switching Regulator. BD9611MUV Datasheet

BD9611MUV Regulator. Datasheet pdf. Equivalent

BD9611MUV Datasheet
Recommendation BD9611MUV Datasheet
Part BD9611MUV
Description 60V Synchronous Step-down Switching Regulator
Feature BD9611MUV; High Performance Switching Regulator 60V Synchronous Step-down Switching Regulator (Controller Type).
Manufacture ROHM
Datasheet
Download BD9611MUV Datasheet




ROHM BD9611MUV
High Performance Switching Regulator
60V Synchronous Step-down
Switching Regulator (Controller Type)
BD9611MUV
General Description
The BD9611MUV is a high-resistance, wide voltage
input (10V to 56V), synchronous step-down switching
regulator. BD9611MUV offers design flexibility
through user-programmable functions such as
soft-start, operating frequency, high-side current limit,
and loop compensation. BD9611MUV uses voltage
pulse width modulation, and drives 2 external
N-channel FETs.
The Under-Voltage Locked Output (EXUVLO)
protection connected to its CTL terminal has high
accuracy reference voltage. Its threshold voltage can
be adjusted by the resistance ratio between VCC and
GND as seen by pin CTL.
BD9611MUV is safe for pre-biased outputs. It does
not turn on the synchronous rectifier until the internal
high-side FET has already started switching
Key Specifications
Input Supply Voltage
Output Voltage
Reference Voltage Accuracy
Gate Drive Voltage (REG10)
Operating frequency
10 to 56 [V]
1.0 to (Vin×0.8) [V]
±1.0 [%]
9 to 11 [V]
50 to 500 [kHz]
Package
VQFN020V4040
4.00 ㎜×4.00 ㎜×1.00
Features
High Resistance and Wide Range Voltage Input :
VCC=10V to 56V
Regulated Voltage Output to Drive External FET
gate: REG10=10V
Internal Reference Voltage Accuracy: 0.8V±1.0%
Safe for Pre-biased Outputs
Adjustable Operating Frequency and Soft-start
Master/Slave Synchronization
Over Current Protection (OCP)
Under Voltage Locked Output (UVLO, EXUVLO)
Thermal Shut-down (TSD)
Applications
Amusement machines
Factory Automation Equipment
Office Automation Equipment
LED lighting
General equipment that require 24V or 48V supply
Typical Application Circuit (Vo=12V, Io=10A)
200kΩ
Efficiency Curve
Vo
140kΩ
10kΩ
28.26kΩ
FB
1kΩ 15kΩ
180pF 2200pF
INV
SS
0.01μF
REG5
0.1μF
RTSS
0.01μF
RT
75kΩ
SYNC
CLKOUT
1μF
CTL
BD9611MUV
VCC
CLH
CLL
RCL
20kΩ
BST
10μF×4
5mΩ
Efficiency: η=95%
VIN (VIN=34V, IOUT=10A, fOSC=250kHz)
VIN 100
=15Vto56V
90
HG
0.47μF
LX
REG10
Nch
SUD23N06-31L
(Vishay Siliconix)
5μH
(DCR=3mΩ)
10μF×4
VOUT
Vo =12V
220μF
80
70
60
Vin=34V,Vo=12V
LG
1μF
Nch
RSD221N06
(ROHM)
50
0 5 10
Iout [A]
15
GND
PGND
STRUCURE: Silicon Monolithic Integrated Circuit Not designed to operate under radioactive environments
www.rohm.com
© 2011 ROHM Co., Ltd. All rights reserved.
TSZ2211114001
1/37
TSZ02201-0Q1Q0AJ00230-1-2
17.OCT.2014 Rev.003



ROHM BD9611MUV
BD9611MUV
Pin Configuration (Top View)
15 14
13 12
11
16 10
17 9
18
Thermal Pad ()
8
19 7
20 6
12
34
5
( * ) Connecting the thermal pad to GND is
recommended to improve thermal dispersion
characteristic.
Pin Description
Pin no.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Pin Name
GND
SS
INV
FB
RCL
RT
RTSS
CLKOUT
PGND
SYNC
LG
REG10
LX
HG
BST
CLL
CLH
VCC
CTL
REG5
Description
Ground
Programmable Soft-start
Inverting input to the error amplifier
Output of the error amplifier
Programmable current limit setting
Programmable frequency setting
Reference voltage pin for RT
Internal clock pulse output
Ground
Synchronization input for the device
Gate driver for external Low-side, N-channel FET
Output of 10V internal regulator
Connect to switching node of the converter
Gate driver for external High-side, N-channel FET
Gate drive voltage input for the High-side N-channel FET
Inverting input to current detector
Input to current detector
Power supply
Shutdown pin
Output of 5V internal regulator
Block Diagram
CTL
FB
INV
SS
REG5
VCC
stb
20uA±25%
REG5
2.6V
±3%
REG5
EXUVLO
exuvlo
UVLO
(VCC,REG5,
REG10)
TSD
REG5
REG5
VCC
VCC
Pulse by pulse
Hiccup
ocp After 2count
OCP
uvlo
stb
ocp
tsd exuvlo
uvlo
tsd
REG5
ERR
0.8V±1%
VCC
REG5
5V
REG
stb
PWM
LOGIC
Low-side
Min. ON
REG5
VCC
OSC
(Internal/Synchronize)
stb 10V
REG
uvlo
DRV
DRV
CLH
CLL
RCL
BST
HG
LX
REG10
LG
GND
RTSS RT SYNC
CLKOUT PGND
www.rohm.com
© 2011 ROHM Co., Ltd. All rights reserved.
TSZ2211114001
2/37
TSZ02201-0Q1Q0AJ00230-1-2
17.OCT.2014 Rev.003



ROHM BD9611MUV
BD9611MUV
Functional Description of Blocks
1. 5VREG
Supplies regulated 5V to internal circuits (5V ± 2%).
It is available as an external supply for applications requiring a maximum current of 2mA or less.
2. ERR (Error Amp)
Error amplifier output depends on detected VOUT output and is used as PWM control signal.
Internal reference voltage is 0.8V (Accuracy: ±1%).
Connect capacitor and resistor between inverting pin (INV) and output pin (FB) as phase compensation elements.
3. Soft Start
A circuit that prevents in-rush current during startup through soft start operation of DC-DC comparator output voltage.
The external capacitor of pin SS is charged with an internal source current (1uA). This produces a voltage slope
input to the error amplifier and performs as the start-up reference voltage.
4. OSC
This is an oscillator that serves as reference of the PWM modulation. The frequency of the internally generated
triangle wave is controlled by an external resistor RRT connected to RT pin, and can vary within 50kHz to 500kHz.
RT pin outputs the RTSS voltage buffer. CLKOUT outputs the oscillator-generated square wave.
OSC can be synchronized to an external clock through the SYNC pin.
5. PWMCOMP
This is a comparator for PWM modulation which compares the output of the error amplifier and ramp wave from OSC
to decide the switching duty. Switching duty is limited by HG min OFF time (350ns) because of the charging of
BST-LX capacitor.
6. DRV
It drives the external FETs. High side DRV in particular has built in UVLO.
7. 10VREG
It outputs a regulated 10V that is used as supply voltage for the low-side driver. It is also used to charge the
capacitor between BST and LX through an internal switch.
8. UVLO
This is a low voltage error prevention circuit. It prevents internal circuit error during changes in the power supply
voltage by monitoring VCC, REG5 and REG10. Its operation turns off both external FETs and resets the soft-start
function whenever a threshold is met for any of the monitored voltages.
9. EXUVLO
This is a low voltage error prevention circuit with adjustable VCC detect and release threshold voltages. The
threshold voltages can be adjusted through external resistances between VCC and GND.
When the CTL input voltage is greater than the EXUVLO threshold voltage of 2.6V (±3%), a 20uA (±25%) constant
current flows to the CTL terminal. Once the CTL input voltage becomes lower than this threshold, both the high-side
and low-side FETs are turned off and the SS terminal capacitor is discharged.
www.rohm.com
© 2011 ROHM Co., Ltd. All rights reserved.
TSZ2211114001
3/37
TSZ02201-0Q1Q0AJ00230-1-2
17.OCT.2014 Rev.003







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)