Microcontroller
Features
• Utilizes the AVR® RISC Architecture • AVR - High-performance and Low-power RISC Architecture
– 118 Powerful I...
Description
Features
Utilizes the AVR® RISC Architecture AVR - High-performance and Low-power RISC Architecture
– 118 Powerful Instructions - Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Up to 8 MIPS Throughput at 8 MHz Data and Nonvolatile Program Memory – 4K/8K Bytes of In-System Programmable Flash
Endurance: 1,000 Write/Erase Cycles – 256/512 Bytes of SRAM – 256/512 Bytes of In-System Programmable EEPROM
Endurance: 100,000 Write/Erase Cycles – Programming Lock for Flash Program and EEPROM Data Security Peripheral Features – One 8-bit Timer/Counter with Separate Prescaler – One 16-bit Timer/Counter with Separate Prescaler
Compare, Capture Modes and Dual 8-, 9- or 10-bit PWM – On-chip Analog Comparator – Programmable Watchdog Timer with On-chip Oscillator – Programmable Serial UART – Master/Slave SPI Serial Interface Special Microcontroller Features – Low-power Idle and Power Down Modes – External and Internal In...
Similar Datasheet