High-performance EPLD
Features
• High-density, High-performance Electrically-erasable Complex Programmable Logic Device – 44-pin, 32 I/O CPLD ...
Description
Features
High-density, High-performance Electrically-erasable Complex Programmable Logic Device – 44-pin, 32 I/O CPLD – 7.5 ns Maximum Pin-to-pin Delay – Registered Operation Up to 125 MHz – Fully Connected Input and Feedback Logic Array – Backward Compatibility with ATF1500/L Software and Hardware
Flexible Logic Macrocell – D/T/Latch Configurable Flip-flops – Global and Individual Register Control Signals – Global and Individual Output Enable – Programmable Output Slew Rate
Advanced Power Management Features – Automatic 3 mA Standby (ATF1500AL) – Pin-controlled 10 mA Standby Mode – Programmable Pin-keeper Inputs and I/Os
Available in Commercial and Industrial Temperature Ranges Available in 44-lead PLCC and TQFP Packages Advanced Flash Technology
– 100% Tested – Completely Reprogrammable – 100 Program/Erase Cycles – 20 Year Data Retention – 2000V ESD Protection – 200 mA Latch-up Immunity Supported by Popular third-arty To...
Similar Datasheet