IDT72835LB SyncFIFO Datasheet

IDT72835LB Datasheet PDF, Equivalent


Part Number

IDT72835LB

Description

CMOS DUAL SyncFIFO

Manufacture

IDT

Total Page 26 Pages
PDF Download
Download IDT72835LB Datasheet PDF


IDT72835LB
CMOS DUAL SyncFIFO™
DUAL 256 x 18, DUAL 512 x 18,
DUAL 1,024 x 18, DUAL 2,048 x 18
and DUAL 4,096 x 18
IDT72805LB
IDT72815LB
IDT72825LB
IDT72835LB
IDT72845LB
FEATURES:
The IDT72805LB is equivalent to two IDT72205LB 256 x 18 FIFOs
The IDT72815LB is equivalent to two IDT72215LB 512 x 18 FIFOs
The IDT72825LB is equivalent to two IDT72225LB 1,024 x 18 FIFOs
The IDT72835LB is equivalent to two IDT72235LB 2,048 x 18 FIFOs
The IDT72845LB is equivalent to two IDT72245LB 4,096 x 18 FIFOs
Offers optimal combination of large capacity (8K), high speed,
design flexibility, and small footprint
Ideal for the following applications:
- Network switching
- Two level prioritization of parallel data
- Bidirectional data transfer
- Bus-matching between 18-bit and 36-bit data paths
- Width expansion to 36-bit per package
- Depth expansion to 8,192 words per package
10ns read/write cycle time, 6.5ns access time
IDT Standard or First Word Fall Through timing
Single or double register-buffered Empty and Full Flags
Easily expandable in depth and width
Asynchronous or coincident Read and Write clocks
Asynchronous or synchronous programmable Almost-Empty
and Almost-Full flags with default settings
Half-Full flag capability
Output Enable puts output data bus in high-impedance state
High-performance submicron CMOS technology
Available in the 128-pin Thin Quad Flatpack (TQFP). Also
available for the IDT72805LB/72815LB/72825LB, in the 121-lead,
16 x 16 mm plastic Ball Grid Array (PBGA)
Industrial temperature range (–40°C to +85°C) is available
Green parts available, see ordering information
DESCRIPTION:
The IDT72805LB/72815LB/72825LB/72835LB/72845LB are dual 18-bit-wide
synchronous (clocked) First-in, First-out (FIFO) memories. One dual IDT72805LB/
FUNCTIONAL BLOCK DIAGRAM
WCLKA
WENA
DA0-DA17
FFA/IRA
HFA/(WXOA)
PAEA
EFA/
ORA
WCLKB
LDA PAFA
WENB
DB0-DB17
LDB
INPUT
REGISTER
OFFSET
REGISTER
WRITE
CONTROL
LOGIC
WRITE
POINTER
FLA
WXIA
(HFA)/WXOA
RXIA
RXOA
EXPANSION
LOGIC
RSA
RESET
LOGIC
RAM
ARRAY
256 x 18
512 x 18
1,024 x 18
2,048 x 18
4,096 x 18
OUTPUT
REGISTER
FLAG
LOGIC
READ
POINTER
READ
CONTROL
LOGIC
INPUT
REGISTER
WRITE
CONTROL
LOGIC
WRITE
POINTER
RAM
ARRAY
256 x 18
512 x 18
1,024 x 18
2,048 x 18
4,096 x 18
EXPANSION
LOGIC
RESET
LOGIC
OUTPUT
REGISTER
OFFSET
REGISTER
FLAG
LOGIC
READ
POINTER
READ
CONTROL
LOGIC
FFB/IRB
PAFB
EFB/ORB
PAEB
HFB/(WXOB)
OEA QA0-QA17
RCLKA
RENA
RSB
RXOB
RXIB
(HFB)/WXOB
WXIB
FLB
OEB
QB0-QB17
IDT and the IDT logo are registered trademarks. The SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
©2009 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
RCLKB
RENB
3139 drw 01
JANUARY 2009
DSC-3139/8

IDT72835LB
IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
COMMERCIAL AND INDUSTRIAL
TEMPERATURERANGES
DESCRIPTION (Continued)
72815LB/72825LB/72835LB/72845LB device is functionally equivalent to two
IDT72205LB/72215LB/72225LB/72235LB/72245LB FIFOs in a single pack-
age with all associated control, data, and flag lines assigned to independent pins.
These devices are very high-speed, low-power First-In, First-Out (FIFO)
memories with clocked read and write controls. These FIFOs are applicable for
a wide variety of data buffering needs, such as optical disk controllers, Local Area
Networks (LANs), and interprocessor communication.
Each of the two FIFOs contained in these devices has an 18-bit input and
output port. Each input port is controlled by a free-running clock (WCLK), and
an input enable pin (WEN). Data is read into the synchronous FIFO on every
clock when WEN is asserted. The output port of each FIFO bank is controlled
by another clock pin (RCLK) and another enable pin (REN). The Read Clock
can be tied to the Write Clock for single clock operation or the two clocks can
run asynchronous of one another for dual-clock operation. An Output Enable
pin (OE) is provided on the read port of each FIFO for three-state control of the
output.
The synchronous FIFOs have two fixed flags, Empty Flag/Output Ready
(EF/OR) and Full Flag/Input Ready (FF/IR), and two programmable flags,
Almost-Empty (PAE) and Almost-Full (PAF). The offset loading of the program-
mable flags is controlled by a simple state machine, and is initiated by asserting
the Load pin (LD). A Half-Full flag (HF) is available for each FIFO that is
implemented as a single device configuration.
There are two possible timing modes of operation with these devices: IDT
Standard mode and First Word Fall Through (FWFT) mode.
In IDT Standard Mode, the first word written to an empty FIFO will not
appear on the data output lines unless a specific read operation is performed.
A read operation, which consists of activating REN and enabling a rising RCLK
edge, will shift the word from internal memory to the data output lines.
In FWFT mode, the first word written to an empty FIFO is clocked directly
to the data output lines after three transitions of the RCLK signal. A REN does
not have to be asserted for accessing the first word.
These devices are depth expandable using a daisy-chain technique or First
Word Fall Through (FWFT) mode. The XI and XO pins are used to expand the
FIFOs.Indepthexpansionconfiguration, FL isgroundedonthefirstdeviceand
set to HIGH for all other devices in the Daisy Chain.
The IDT72805LB/72815LB/72825LB/72835LB/72845LB are fabricated
using IDT’s high-speed submicron CMOS technology.
PIN CONFIGURATIONS
PIN 1
A
WCLKA DA3 DA1
DA0 DB13 DB16 RCLKB LDB
RSB QB17 QB16
B PAFA DA4 WENA DA2 DB12 DB15 RENB OEB EFB QB15 QB14
C FFA RXIA WXIA DA5 DB14 DB11 GND DB17 GND QB13 QB11
D RXOA QA0 QA2 FLA DB8 DB10 DB7 VCC QB12 QB10 QB8
E
QA1
QA4
QA3
WXOA/
HFA
PAEA
DB9
DB6 VCC VCC QB9
QB7
F
QA5
QA6 GND VCC GND GND GND VCC GND QB6
QB5
G
QA7
QA9 VCC
VCC
DA6
DA9
PAEB
WXOB/
HFB
QB3
QB4
QB1
H
QA8 QA10 QA12 VCC DA7 DA10 DA8
FLB QB2 QB0 RXOB
J
QA11 QA13 GND DA17 GND DA11 DA14 DB5 WXIB RXIB
FFB
K
QA14 QA15 EFA
OEA RENA DA15 DA12 DB2 WENB DB4
PAFB
L
QA16 QA17 RSA
LDA RCKLA DA16 DA13 DB0
DB1 DB3 WCLKB
1 2 3 4 5 6 7 8 9 10 11
3139 drw 02
PBGA (BG121-1, order code: BG)
NOTE:
TOP VIEW
1. The PBGA is only available for the IDT72805LB/72815LB/72825LB in the 15 or 25 ns speed grade.
2 JANUARY 13, 2009


Features CMOS DUAL SyncFIFO™ DUAL 256 x 18, DUA L 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18 and DUAL 4,096 x 18 IDT72805LB I DT72815LB IDT72825LB IDT72835LB IDT7284 5LB FEATURES: • The IDT72805LB is eq uivalent to two IDT72205LB 256 x 18 FIF Os • The IDT72815LB is equivalent to two IDT72215LB 512 x 18 FIFOs • The I DT72825LB is equivalent to two IDT72225 LB 1,024 x 18 FIFOs • The IDT72835LB is equivalent to two IDT72235LB 2,048 x 18 FIFOs • The IDT72845LB is equival ent to two IDT72245LB 4,096 x 18 FIFOs • Offers optimal combination of large capacity (8K), high speed, design flex ibility, and small footprint • Ideal for the following applications: - Netwo rk switching - Two level prioritization of parallel data - Bidirectional data transfer - Bus-matching between 18-bit and 36-bit data paths - Width expansion to 36-bit per package - Depth expansio n to 8,192 words per package • 10ns r ead/write cycle time, 6.5ns access time • IDT Standard or First Word Fall Through timing • Single.
Keywords IDT72835LB, datasheet, pdf, IDT, CMOS, DUAL, SyncFIFO, DT72835LB, T72835LB, 72835LB, IDT72835L, IDT72835, IDT7283, Equivalent, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)