DatasheetsPDF.com

HD74LS112

Dual J-K Negative-edge-triggered Flip-Flops

Description

HD74LS112 Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear) REJ03D0426–0300 Rev.3.00 Jul.13.2005 Features Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS112P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74LS112FPEL SOP-16 pin (JEITA) PRSP0016DH-B (FP-16DAV) FP HD74LS112RPEL SOP-1...

Renesas

Download HD74LS112 Datasheet

Similar Datasheet

HD74LS10 Triple 3-input Positive NAND Gates - Hitachi Semiconductor
HD74LS10 Triple 3-Input Positive NAND Gates - Renesas
HD74LS107A Dual J-K Negative-edge-triggered Flip-Flops - Hitachi Semiconductor
HD74LS107A Dual J-K Negative-edge-triggered Flip-Flops - Renesas
HD74LS107AP Dual J-K Negative-edge-triggered Flip-Flops - Renesas
HD74LS109 Dual J-K Positive-edge-triggered Flip-Flops - Hitachi Semiconductor
HD74LS109A Dual J-K Positive-edge-triggered Flip-Flops - Hitachi Semiconductor
HD74LS10P Triple 3-Input Positive NAND Gates - Renesas
HD74LS11 Triple 3-input Positive AND Gates - Hitachi Semiconductor
HD74LS11 Triple 3-input Positive AND Gates - Renesas

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)