DatasheetsPDF.com

HD74ALVCH16831 Dataheets PDF



Part Number HD74ALVCH16831
Manufacturers Renesas
Logo Renesas
Description 1-to 4 Address Register / Driver
Datasheet HD74ALVCH16831 DatasheetHD74ALVCH16831 Datasheet (PDF)

HD74ALVCH16831 1-to 4 Address Register / Driver with 3-state Outputs REJ03D0031-0200Z (Previous ADE-205-194(Z)) Rev. 2.00 Oct.02.2003 Description This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V VCC operation. The device is ideal for use in applications in which a single address bus is driving four separate memory locations. The HD74ALVCH16831 can be used as a buffer or a register, depending on the logic level of the select (SEL) input. When SEL is logic high, the dev.

  HD74ALVCH16831   HD74ALVCH16831



Document
HD74ALVCH16831 1-to 4 Address Register / Driver with 3-state Outputs REJ03D0031-0200Z (Previous ADE-205-194(Z)) Rev. 2.00 Oct.02.2003 Description This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V VCC operation. The device is ideal for use in applications in which a single address bus is driving four separate memory locations. The HD74ALVCH16831 can be used as a buffer or a register, depending on the logic level of the select (SEL) input. When SEL is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output enable (OE) controls. Each OE controls two groups of nine outputs. When SEL is logic low, the device is in the register mode. The register is an edge triggered D-type flip flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers. OE controls operate the same as in buffer mode. When OE is logic low, the outputs are in a normal logic state .


HD74ALVCH16827 HD74ALVCH16831 HD74BC240A


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)