DatasheetsPDF.com

HD74CDCF2509B Dataheets PDF



Part Number HD74CDCF2509B
Manufacturers Renesas
Logo Renesas
Description 3.3-V Phase-lock Loop Clock Driver
Datasheet HD74CDCF2509B DatasheetHD74CDCF2509B Datasheet (PDF)

HD74CDCF2509B 140 MHz, 0 to 85°C Operation 3.3-V Phase-lock Loop Clock Driver REJ03D0827-1000 (Previous: ADE-205-224H) Rev.10.00 Apr 07, 2006 Description The HD74CDCF2509B is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The HD74CDCF2509B operates at 3.3 V VCC and is d.

  HD74CDCF2509B   HD74CDCF2509B



Document
HD74CDCF2509B 140 MHz, 0 to 85°C Operation 3.3-V Phase-lock Loop Clock Driver REJ03D0827-1000 (Previous: ADE-205-224H) Rev.10.00 Apr 07, 2006 Description The HD74CDCF2509B is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The HD74CDCF2509B operates at 3.3 V VCC and is designed to drive up to five clock loads per output. One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to.


HD74CDC2510B HD74CDCF2509B HD74CDCF2510B


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)