X28VC256 E2PROM Datasheet

X28VC256 Datasheet, PDF, Equivalent


Part Number

X28VC256

Description

32K x 8-Bit Alterable E2PROM

Manufacture

Xicor

Total Page 24 Pages
Datasheet
Download X28VC256 Datasheet


X28VC256
X28VC256
256K
X28VC256
5 Volt, Byte Alterable E2PROM
32K x 8 Bit
FEATURES
Access Time: 45ns
Simple Byte and Page Write
—Single 5V Supply
— No External High Voltages or VPP Control
Circuits
— Self-Timed
— No Erase Before Write
— No Complex Programming Algorithms
—No Overerase Problem
Low Power CMOS:
—Active: 80mA
—Standby: 10mA
Software Data Protection
—Protects Data Against System Level
Inadvertent Writes
High Speed Page Write Capability
Highly Reliable Direct WriteCell
—Endurance: 100,000 Write Cycles
—Data Retention: 100 Years
Early End of Write Detection
DATA Polling
—Toggle Bit Polling
PIN CONFIGURATION
DESCRIPTION
The X28VC256 is a second generation high perfor-
mance CMOS 32K x 8 E2PROM. It is fabricated with
Xicor’s proprietary, textured poly floating gate tech-
nology, providing a highly reliable 5 Volt only nonvolatile
memory.
The X28VC256 supports a 128-byte page write opera-
tion, effectively providing a 24µs/byte write cycle and
enabling the entire memory to be typically rewritten in
less than 0.8 seconds. The X28VC256 also features
DATA Polling and Toggle Bit Polling, two methods of
providing early end of write detection. The X28VC256
also supports the JEDEC standard Software Data Pro-
tection feature for protecting against inadvertent writes
during power-up and power-down.
Endurance for the X28VC256 is specified as a minimum
100,000 write cycles per byte and an inherent data
retention of 100 years.
PLASTIC DIP
CERDIP
FLAT PACK
SOIC
LCC
PLCC
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
VSS
1 28
2 27
3 26
4 25
5 24
6 23
7 22
X28VC256
8 21
9 20
10 19
11 18
12 17
13 16
14 15
VCC
WE
A13
A8
A9
A11
OE
A10
CE
I/O7
I/O6
I/O5
I/04
I/O3
3869 FHD F02
A6
A5
A4
A3
A2
A1
A0
NC
I/O0
4 3 2 1 32 31 30
5 29
6 28
7 27
8 26
9
X28VC256
25
10 24
11 23
12 22
13 21
14 15 16 17 18 19 20
A8
A9
A11
NC
OE
A10
CE
I/O7
I/O6
3869 FHD F03
A2
A1
A0
I/O0
I/O1
I/O2
NC
VSS
NC
I/O3
I/O4
I/O5
I/O6
I/O7
CE
A10
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
TSOP
X28VC256
32 A3
31 A4
30 A5
29 A6
28 A7
27 A12
26 A14
25 NC
24 VCC
23 NC
22 WE
21 A13
20 A8
19 A9
18 A11
17 OE
3869 ILL F22
©Xicor, Inc. 1991, 1995 Patents Pending
3869-2.6 4/2/96 T4/C4/D0 NS
1 Characteristics subject to change without notice

X28VC256
X28VC256
PIN DESCRIPTIONS
Addresses (A0–A14)
The Address inputs select an 8-bit memory location
during a read or write operation.
Chip Enable (CE)
The Chip Enable input must be LOW to enable all read/
write operations. When CE is HIGH, power consumption
is reduced.
Output Enable (OE)
The Output Enable input controls the data output buffers
and is used to initiate read operations.
Data In/Data Out (I/O0–I/O7)
Data is written to or read from the X28VC256 through the
I/O pins.
Write Enable (WE)
The Write Enable input controls the writing of data to the
X28VC256.
FUNCTIONAL DIAGRAM
PIN NAMES
Symbol
Description
A0–A14
I/O0–I/O7
WE
CE
OE
VCC
VSS
NC
PIN CONFIGURATION
Address Inputs
Data Input/Output
Write Enable
Chip Enable
Output Enable
+5V
Ground
No Connect
3869 PGM T01
PGA
I/O1 I/O2 I/O3 I/O5 I/O6
12 13 15 17 18
I/O0 A0
VSS I/O4 I/O7
11 10 14 16 19
A1 A2
98
A3 A4
76
CE A10
20 21
OE A11
22 23
A5 A12 VCC A9 A8
5 2 28 24 25
A6 A7
A14 WE A13
4 3 1 27 26
X28VC256
(BOTTOM VIEW)
3869 FHD F04
A0–A14
ADDRESS
INPUTS
X BUFFERS
LATCHES AND
DECODER
Y BUFFERS
LATCHES AND
DECODER
CE
OE
WE
VCC
VSS
CONTROL
LOGIC AND
TIMING
2
256K-BIT
E2PROM
ARRAY
I/O BUFFERS
AND LATCHES
I/O0–I/O7
DATA INPUTS/OUTPUTS
3869 FHD F01
3869 FHD F01


Features X28VC256 256K X28VC256 5 Volt, Byte Alt erable E2PROM 32K x 8 Bit FEATURES Access Time: 45ns • Simple Byte and Page Write —Single 5V Supply — No External High Voltages or VPP Control C ircuits — Self-Timed — No Erase Bef ore Write — No Complex Programming Al gorithms —No Overerase Problem • Lo w Power CMOS: —Active: 80mA —Standb y: 10mA • Software Data Protection Protects Data Against System Level Ina dvertent Writes • High Speed Page Wri te Capability • Highly Reliable Direc t Write™ Cell —Endurance: 100,000 W rite Cycles —Data Retention: 100 Year s • Early End of Write Detection —D ATA Polling —Toggle Bit Polling PIN C ONFIGURATION DESCRIPTION The X28VC256 is a second generation high performance CMOS 32K x 8 E2PROM. It is fabricated with Xicor’s proprietary, textured po ly floating gate technology, providing a highly reliable 5 Volt only nonvolati le memory. The X28VC256 supports a 128- byte page write operation, effectively providing a 24µs/byte w.
Keywords X28VC256, datasheet, pdf, Xicor, 32K, x, 8-Bit, Alterable, E2PROM, 28VC256, 8VC256, VC256, X28VC25, X28VC2, X28VC, Equivalent, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)