ODTXXX04 Datasheet: CMOS Gate Array





ODTXXX04 CMOS Gate Array Datasheet

Part Number ODTXXX04
Description CMOS Gate Array
Manufacture AMI
Total Page 2 Pages
PDF Download Download ODTXXX04 Datasheet PDF

Features: 2'7;;;[[ ® $0,+*  PLFURQ &026 *DWH $UUD Description ODTXXXxx is a family of 1 to 24 mA, non-inverting, TTL-leve l output buffer pieces. Logic Symbol Truth Table ODTXXXxx A PADM A PADM LL HH Pad Logic HDL Syntax Verilog .... ................ ODTXXXxx inst_name (PA DM, A); VHDL...................... inst _name: ODTXXXxx port map (PADM, A); Pi n Loading Pin Name A (eq-load) ODTXXX 01 4.3 ODTXXX02 4.3 ODTXXX04 6.2 Loa d ODTXXX08 8.3 ODTXXX12 8.2 Power Cha racteristics Cell Output Drive (mA) O DTXXX01 1 ODTXXX02 2 ODTXXX04 4 O DTXXX08 8 ODTXXX12 12 ODTXXX16 16 ODTXXX24 24 a. See page 2-15 for pow er equation. Power Characteristicsa S tatic IDD (TJ = 85°C) (nA) TBD EQLpd (Eq-load) 149.5 TBD 155.0 TBD 165.6 TBD 189.8 TBD 210.7 TBD 234.8 T BD 248.2 Propagation Delays (ns) Con ditions: TJ = 25°C, VDD = 5.0V, Typica l Process Capacitive Load (pF) 15 OD TXXX01 From: A tPLH To: PADM tPHL 2 .52 7.11 25 3.69 10.44 35 4.86 13.76 4-49 ODTXXX16 8.2 50 .

Keywords: ODTXXX04, datasheet, pdf, AMI, CMOS, Gate, Array, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

2'7;;;[[
®
$0,+*  PLFURQ &026 *DWH $UUD\
Description
ODTXXXxx is a family of 1 to 24 mA, non-inverting, TTL-level output buffer pieces.
Logic Symbol
Truth Table
ODTXXXxx
A
PADM
A PADM
LL
HH
HDL Syntax
Verilog .................... ODTXXXxx inst_name (PADM, A);
VHDL...................... inst_name: ODTXXXxx port map (PADM, A);
Pin Loading
Pin Name
A (eq-load)
ODTXXX01
4.3
ODTXXX02
4.3
ODTXXX04
6.2
Load
ODTXXX08
8.3
ODTXXX12
8.2
Power Characteristics
Cell Output Drive (mA)
ODTXXX01
1
ODTXXX02
2
ODTXXX04
4
ODTXXX08
8
ODTXXX12
12
ODTXXX16
16
ODTXXX24
24
a. See page 2-15 for power equation.
Power Characteristicsa
Static IDD (TJ = 85°C) (nA)
TBD
EQLpd (Eq-load)
149.5
TBD
155.0
TBD
165.6
TBD
189.8
TBD
210.7
TBD
234.8
TBD
248.2
Propagation Delays (ns)
Conditions: TJ = 25°C, VDD = 5.0V, Typical Process
Capacitive Load (pF)
15
ODTXXX01
From: A
tPLH
To: PADM tPHL
2.52
7.11
25
3.69
10.44
35
4.86
13.76
4-49
ODTXXX16
8.2
50
6.58
18.75
ODTXXX24
10.3
75 (max)
9.33
27.11

     






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)