Document
ANSALDO
Ansaldo Trasporti s.p.a. Unita' Semiconduttori
Via N. Lorenzi 8 - I 16152 GENOVA - ITALY Tel. int. +39/(0)10 6556549 - (0)10 6556488 Fax Int. +39/(0)10 6442510 Tx 270318 ANSUSE I -
PHASE CONTROL THYRISTOR
AT704
Repetitive voltage up to Mean on-state current Surge current 1600 V 640 A 8 kA
FINAL SPECIFICATION
Feb 97 - ISSUE : 04
Symbol
Characteristic
Conditions
Tj [°C]
125 125 125
Value
Unit
BLOCKING
V V V I I
RRM RSM DRM RRM DRM
Repetitive peak reverse voltage Non-repetitive peak reverse voltage Repetitive peak off-state voltage Repetitive peak reverse current Repetitive peak off-state current V=VRRM V=VDRM
1600 1700 1600 50 50
V V V mA mA
125 125
CONDUCTING
I I I V V r
T (AV) T (AV) TSM
Mean on-state current Mean on-state current Surge on-state current I² t On-state voltage Threshold voltage On-state slope resistance
180° sin, 50 Hz, Th=55°C, double side cooled 180° sin, 50 Hz, Tc=85°C, double side cooled sine wave, 10 ms without reverse voltage On-state current = 1000 A 25 125 125 125
640 515 8 320 x1E3 1.58 0.86 0.790
A A kA A²s V V mohm
I² t
T T(TO) T
SWITCHING
di/dt dv/dt td tq Q rr I rr I I
H L
Critical rate of rise of on-state current, min. Critical rate of rise of off-state voltage, min. Gate controlled delay time, typical Circuit commutated turn-off time, typical Reverse recovery charge Peak reverse recovery current Holding current, typical Latching current, typical
From 75% VDRM up to 720 A, gate 10V 5ohm Linear ramp up to 70% of VDRM VD=100V, gate source 10V, 10 ohm , tr=.5 µs dV/dt = 20 V/µs linear up to 75% VDRM di/dt=-20 A/µs, I= 470 A VR= 50 V VD=5V, gate open circuit VD=5V, tp=30µs
125 125 25 125 25 25
200 500 1.3 250
A/µs V/µs µs µs µC A
300 700
mA mA
GATE
V I V V I V P P
GT GT GD FGM FGM RGM GM G
Gate trigger voltage Gate trigger current Non-trigger gate voltage, min. Peak gate voltage (forward) Peak gate current Peak gate voltage (reverse) Peak gate power dissipation Average gate power dissipation
VD=5V VD=5V VD=VDRM
25 25 125
3.5 200 0.25 30 10 5
V mA V V A V W W
Pulse width 100 µs
150 2
MOUNTING
R R T F
th(j-h) th(c-h) j
Thermal impedance, DC Thermal impedance Operating junction temperature Mounting force Mass ORDERING INFORMATION : AT704 S 16 standard specification
Junction to heatsink, double side cooled Case to heatsink, double side cooled
52 10 -30 / 125 8.4 / 9.4 280
°C/kW °C/kW °C kN g
VDRM&VRRM/100
AT704 PHASE CONTROL THYRISTOR
FINAL SPECIFICATION Feb 97 - ISSUE : 04
ANSALDO
DISSIPATION CHARACTERISTICS SQUARE WAVE
Th [°C] 130 120 110 100 90
30°
80 70 60 50 0 200
60° 90°
120° 180° DC
400 IF(AV) [A]
600
800
1000
PF(AV) [W] 1400
DC
1200 1000
60° 90° 120°
180°
800
30°
600 400 200 0 0 200 400 IF(AV) [A] 600 800 1000
AT704 PHASE CONTROL THYRISTOR
FINAL SPECIFICATION Feb 97 - ISSUE : 04
ANSALDO
DISSIPATION CHARACTERISTICS SINE WAVE
Th [°C] 130 120 110 100 90 80 70 60 50 0 200 400 IF(AV) [A] 600 800 1000
30° 60° 90°
120° 180°
PF(AV) [W] 1400
180°
1200 1000
60° 90° 120°
800 600 400 200 0 0
30°
200
400 IF(AV) [A]
600
800
1000
AT704 PHASE CONTROL THYRISTOR
FINAL SPECIFICATION Feb 97 - ISSUE : 04
ANSALDO
ON-STATE CHARACTERISTIC Tj = 125 °C
SURGE CHARACTERISTIC Tj = 125 °C
2000 1800
8 7
1600 On-state Current [A] 1400 1200 1000 800 600 400 200 0 0.6 1.1 1.6 2.1 2.6 On-state Voltage [V] 2 1 0 1 10 n° cycles 100 ITSM [kA] TRANSIENT THERMAL IMPEDANCE DOUBLE SIDE COOLED 0.01 0.1 t[s] 1 10 100 Cathode terminal type DIN 46244 - A 4.8 - 0.8 Gate terminal type AMP 60598 - 1 Distributed by All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2 µm. In the interest of product improvement ANSALDO reserves the right to change any data given in this data sheet at any time without previous notice. If not stated otherwise the maximum value of ratings (simbols over shaded background) and characteristics is reported. 6 5 4 3
60.0
50.0
Zth j-h [°C/kW]
40.0
30.0
20.0
10.0
0.0 0.001
.