Classic EPLDs. EP224 Datasheet

EP224 EPLDs. Datasheet pdf. Equivalent

Part EP224
Description Classic EPLDs
Feature May 1995, ver. 1 Features EP220 & EP224 ® Classic EPLDs Data Sheet s High-performance, low-power Er.
Manufacture Altera
Download EP224 Datasheet

May 1995, ver. 1 Features EP220 & EP224 ® Classic EPLDs Dat EP224 Datasheet
Recommendation Recommendation Datasheet EP224 Datasheet

May 1995, ver. 1
EP220 & EP224
® Classic EPLDs
Data Sheet
s High-performance, low-power Erasable Programmable Logic
Devices (EPLDs) with 8 macrocells
– Combinatorial speeds as low as 7.5 ns
– Counter frequencies of up to 100 MHz
– Pipelined data rates of up to 115 MHz
– Maximum 5.5-ns Clock-to-output time; minimum 4.5-ns setup
s Replacement or upgrade for 16V8/20V8 PAL and GAL devices
s Up to 18 inputs (10 dedicated inputs) in EP220, 22 inputs (14
dedicated inputs) in EP224; up to 8 outputs in both EP220 and EP224
s Macrocells independently programmable for both registered and
combinatorial logic
s Programmable inversion control supporting active-high or active-
low outputs
s Low power consumption
– Typical ICC = 90 mA at 25 MHz (for -7A speed grades)
– Quarter-power mode (ICC = 40 mA)
– Programmable zero-power mode with typical ICC = 50 µA
(for -10A and -12 speed grades)
s Programmable Security Bit for total protection of proprietary designs
s Low output skew for Clock driver applications
s 100% generically tested to provide 100% programming yield
s Software and programming support from Altera and a wide range of
third-party tools
Altera Corporation

EP220 & EP224 Classic EPLDs
Compared to bipolar devices of equivalent speed, the EP220 and
EP224 offer lower power consumption, faster input-to-non-
registered-output delay (tPD) in combinatorial mode, and higher
counter frequencies in registered applications. This added
performance supports faster state machine designs compared to
bipolar devices, and provides additional timing margin for existing
designs. The EP220 and EP224 are ideal for high-volume
manufacturing of high-performance systems. These devices improve
performance and decrease system noise, power consumption, and
heat generation.
Figure 1 shows block diagrams of the EP220 and EP224 device
architectures. The EP220 has 10 dedicated inputs and 8 I/O pins; the
EP224 has 14 dedicated inputs and 8 I/O pins.
2 Altera Corporation

@ 2014 :: :: Semiconductors datasheet search & download site (Privacy Policy & Contact)