DatasheetsPDF.com

ICS1524A

ICS

Dual Output Phase Controlled SSTL_3/PECL Clock Generator

Integrated Circuit Systems, Inc. ICS1524A Dual Output Phase Controlled SSTL_3/PECL Clock Generator General Descriptio...


ICS

ICS1524A

File Download Download ICS1524A Datasheet


Description
Integrated Circuit Systems, Inc. ICS1524A Dual Output Phase Controlled SSTL_3/PECL Clock Generator General Description Features The ICS1524A is a low-cost, very high-performance frequency generator and phase controlled clock synthe- sizer. It is perfectly suited to phase controlled clock synthesis and distribution as well as line-locked and genlocked applications. The ICS1524A offers two channels of clock phase con- trolled outputs; CLK and DPACLK. These two output channels have both 250 MHz PECL differential and 150 MHz SSTL_3 single-ended output pins. The CLK output channel has a fixed phase relationship to the PLL’s input and the DPACLK uses the Dynamic Phase Adjust circuitry to allow control of the clock phase relative to input signal. Wide input frequency range 8 kHz to 100 MHz 250 MHz balanced PECL differential outputs 150 MHz single-ended SSTL_3 clock outputs Dynamic Phase Adjust (DPA) for DPACLK outputs Software controlled p...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)