DatasheetsPDF.com

AT45D041 Dataheets PDF



Part Number AT45D041
Manufacturers ATMEL Corporation
Logo ATMEL Corporation
Description 4-Megabit 5-volt Only Serial DataFlash
Datasheet AT45D041 DatasheetAT45D041 Datasheet (PDF)

AT45D041 Features • Single 4.5V - 5.5V Supply • Serial Interface Architecture • Page Program Operation • • • • • • • • • • - Single Cycle Reprogram (Erase and Program) - 2048 Pages (264 Bytes/Page) Main Memory Two 264-Byte Data Buffers - Allows Receiving of Data while Reprogramming of Non-Volatile Memory Internal Program and Control Timer Fast Page Program Time - 7 ms Typical 80 µs Typical Page to Buffer Transfer Time Low Power Dissipation - 15 mA Active Read Current Typical - 20 µA CMOS Standby.

  AT45D041   AT45D041


Document
AT45D041 Features • Single 4.5V - 5.5V Supply • Serial Interface Architecture • Page Program Operation • • • • • • • • • • - Single Cycle Reprogram (Erase and Program) - 2048 Pages (264 Bytes/Page) Main Memory Two 264-Byte Data Buffers - Allows Receiving of Data while Reprogramming of Non-Volatile Memory Internal Program and Control Timer Fast Page Program Time - 7 ms Typical 80 µs Typical Page to Buffer Transfer Time Low Power Dissipation - 15 mA Active Read Current Typical - 20 µA CMOS Standby Current Typical 10 MHz Max Clock Frequency Hardware Data Protection Feature Serial Peripheral Interface (SPI) Compatible – Modes 0 and 3 CMOS and TTL Compatible Inputs and Outputs Commercial and Industrial Temperature Ranges 4-Megabit 5-volt Only Serial DataFlash™ AT45D041 Description The AT45D041 is a 5-volt only, serial interface Flash memory suitable for in-system reprogramming. Its 4,325,376 bits of memory are organized as 2048 pages of 264bytes each. In addition to the main memory, the AT45D041 also contains two data buffers of 264-bytes each. The buffers allow receiving of data while a page in the main memory is being reprogrammed. Unlike conventional Flash memories that are accessed randomly with multiple address lines and a parallel interface, the DataFlash uses a serial interface to sequentially access its data. The simple serial interface facilitates hardware layout, increases system reliability, minimizes switching noise, and (continued) Pin Configurations Pin Name CS SCK SI SO WP RESET RDY/BUSY Function Chip Select Serial Clock Serial Input PLCC CS NC NC GND VCC NC NC Serial Output Hardware Page Write Protect Pin Chip Reset Ready/Busy Note: PLCC package pins 16 and 17 are DON’T CONNECT. TSOP Top View Type 1 RDY/BUSY RESET WP NC NC VCC GND NC NC NC CS SCK SI SO 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 NC NC NC NC NC NC NC NC NC NC NC NC NC NC GND NC NC CS SCK SI SO NC NC NC NC NC NC NC NC NC DC DC NC NC NC 14 15 16 17 18 19 20 SCK SI SO NC NC NC NC NC NC 5 6 7 8 9 10 11 12 13 4 3 2 1 32 31 30 29 28 27 26 25 24 23 22 21 WP RESET RDY/BUSY NC NC NC NC NC NC SOIC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCC NC NC WP RESET RDY/BUSY NC NC NC NC NC NC NC NC 0803C-D–6/97 1 reduces package size and active pin count. The device is optimized for use in many commercial and industrial applications where high density, low pin count, low voltage, and low power are essential. Typical applications for the DataFlash are digital voice storage, image storage, and data storage. The device operates at clock frequencies up to 10 Mhz with a typical active read current consumption of 15 mA. To allow for simple in-system reprogrammability, the AT45D041 does not require high input voltages for pro- gramming. The device operates from a single power supply, 4.5V to 5.5V, for both the program and read operations. The AT45D041 is enabled through the chip select pin (CS) and accessed via a three-wire interface consisting of the Serial Input (SI), Serial Output (SO), and the Serial Clock (SCK). All programming cycles are self-timed, and no separate erase cycle is required before programming. Block Diagram WP FLASH MEMORY ARRAY PAGE (264 BYTES) BUFFER 1 (264 BYTES) BUFFER 2 (264 BYTES) SCK CS RESET VCC GND RDY/BUSY I/O INTERFACE SI SO Device Operation The device operation is controlled by instructions from the host processor. The list of instructions and their associated opcodes are contained in Tables 1 and 2. A valid instruction starts with the falling edge of CS followed by the appropriate 8-bit opcode and the desired buffer or main memory address location. While the CS pin is low, toggling the SCK pin controls the loading of the opcode and the desired buffer or main memory address location through the SI (serial input) pin. All instructions, addresses, and data are transferred with the most significant bit (MSB) first. address bits and 32 don’t care bits. In the AT45D041, the first four address bits are reserved for larger density devices (see Notes on page 7), the next 11 address bits (PA10-PA0) specify the page address, and the next nine address bits (BA8-BA0) specify the starting byte address within the page. The 32 don’t care bits which follow the 24 address bits are sent to initialize the read operation. Following the 32 don’t care bits, additional pulses on SCK result in serial data being output on the SO (serial output) pin. The CS pin must remain low during the loading of the opcode, the address bits, and the reading of data. When the end of a page in main memory is reached during a main memory page read, the device will continue reading at the beginning of the same page. A low to high transition on the CS pin will terminate the read operation and tri-state the SO pin. BUFFER READ: Data can be read from either one of the two buffers, using different opcodes to specify which buffer to read from. An opcode of 54H is used to read data.


AT45D021 AT45D041 AT45D081


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)