DatasheetsPDF.com

M12L128168A-5TG2S Dataheets PDF



Part Number M12L128168A-5TG2S
Manufacturers ESMT
Logo ESMT
Description 2M x 16 Bit x 4 Banks Synchronous DRAM
Datasheet M12L128168A-5TG2S DatasheetM12L128168A-5TG2S Datasheet (PDF)

ESMT SDRAM FEATURES JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 & full page ) - Burst Type ( Sequential & Interleave ) All inputs are sampled at the positive going edge of the system clock Burst Read single write operation DQM for masking Auto & self refresh 64ms refresh period (4K cycle) M12L128168A (2S) 2M x 16 Bit x 4 Banks Synchronous DRAM ORDERING INF.

  M12L128168A-5TG2S   M12L128168A-5TG2S



Document
ESMT SDRAM FEATURES JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 & full page ) - Burst Type ( Sequential & Interleave ) All inputs are sampled at the positive going edge of the system clock Burst Read single write operation DQM for masking Auto & self refresh 64ms refresh period (4K cycle) M12L128168A (2S) 2M x 16 Bit x 4 Banks Synchronous DRAM ORDERING INFORMATION Product ID M12L128168A-5TG2S M12L128168A-5BG2S M12L128168A-6TG2S M12L128168A-6BG2S M12L128168A-7TG2S M12L128168A-7BG2S Max Freq. Package Comments 200MHz 54 Pin TSOPII Pb-free 200MHz 54 Ball FBGA Pb-free 166MHz 54 Pin TSOPII Pb-free 166MHz 54 Ball FBGA Pb-free 143MHz 54 Pin TSOPII Pb-free 143MHz 54 Ball FBGA Pb-free GENERAL DESCRIPTION The M12L128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits. Synchronous design allow.


M12L128168A-7BG2N M12L128168A-5TG2S M12L128168A-5BG2S


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)