M52S32321A

ESMT Revision History : Revision 1.0 (Oct. 31, 2006) - Original Revision 1.1 (Dec. 29, 2006) - Add -6 spec Revision 1.2 (Mar. 02, 2007) - Modify VOH and VOL - Delete BGA ball name of packing dimensions Revision 1.3 (May. 14,2007) - Modify tSS (1.5ns => 2ns) and tSH(1ns => 1.5ns) Revision 1.4 (Jul. 10,2007) - Modify type error M52S32321A Elite Semiconductor Memory Technology Inc. Publication Date : Jul. 2007 Revision : 1.4 1/29 ESMT M52S32321A SDRAM 512K x 32Bit x 2Banks Synchronous DRAM FEATURES z 2.5V power supply z LVCMOS compatible with multiplexed address z Dual banks operation z MRS cycle with address key programs - CAS Latency (1, 2 & 3 ) - Burst Length (1, 2, 4, 8 & full page) - Burst Type (Sequential & Interleave) z EMRS cycle with address key programs. z All inputs are sampled at the positive going edge of the system clock z Burst Read Single-bit Write operation z Special Function Support. - PASR (Partial Array Self Refresh ) - TCSR (Temperature compensated Self Refr...