9INT31H400 Datasheet | 4-Output Very Low-Phase Jitter HCSL Fanout Buffer





9INT31H400 PDF File (Datasheet) Download

Part Number 9INT31H400
Description 4-Output Very Low-Phase Jitter HCSL Fanout Buffer
Manufacture IDT
Total Page 11 Pages
PDF Download Download 9INT31H400 PDF File

Features: 4-Output Very Low-Phase Jitter HCSL Fano ut Buffer 9INT31H400 Datasheet Descri ption The 9INT31H400 is a 4-output very high-performance HCSL fanout buffer fo r high-performance interconnect applica tions. It can be used at speeds up to 3 50MHz and is compliant to the DB400H sp ecification. There are four OE pins on the device, each controlling one output . Typical Applications ▪ DB400H Key S pecifications ▪ Qx output-to-output s kew within a pair: 19ps (typical) ▪ Q x output-to-output skew across all outp uts: 26ps (typical) ▪ RMS additive ph ase jitter: 61fs typical (12kHz to 20MH z at 156.25MHz) Block Diagram vOE[3:0 ]# 4 Features ▪ Extremely low addit ive phase jitter; supports DB400H requi rements ▪ 3.3V operation; standard in dustry power supply ▪ 4 OE pins (1 fo r each output); easy control of clocks to CPU sockets ▪ HCSL-compatible inpu t; supports popular devices ▪ 1MHz to 350MHz operating frequency; covers all popular Ethernet frequencies ▪ Space saving 4 × 4 mm 24-VFQ.

Keywords: 9INT31H400, datasheet, pdf, IDT, 4-Output, Very, Low-Phase, Jitter, HCSL, Fanout, Buffer, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

4-Output Very Low-Phase Jitter
HCSL Fanout Buffer
9INT31H400
Datasheet
Description
The 9INT31H400 is a 4-output very high-performance HCSL
fanout buffer for high-performance interconnect applications. It
can be used at speeds up to 350MHz and is compliant to the
DB400H specification. There are four OE pins on the device, each
controlling one output.
Typical Applications
DB400H
Key Specifications
Qx output-to-output skew within a pair: 19ps (typical)
Qx output-to-output skew across all outputs: 26ps (typical)
RMS additive phase jitter: 61fs typical (12kHz to 20MHz at
156.25MHz)
Block Diagram
vOE[3:0]#
4
Features
Extremely low additive phase jitter; supports DB400H
requirements
3.3V operation; standard industry power supply
4 OE pins (1 for each output); easy control of clocks to CPU
sockets
HCSL-compatible input; supports popular devices
1MHz to 350MHz operating frequency; covers all popular
Ethernet frequencies
Space saving 4 × 4 mm 24-VFQFPN; minimal board space
Output Features
4 HCSL differential pairs
Q0
DIF_IN#
DIF_IN
Q1
Q2
Q3
Power Management
DIF_IN
Running
Running
Not Running
OEx# Pin
1
0
X
1 The outputs are tri-stated, and the termination networks pulls them low.
Qx
Low 1
Running
X
nQx
Low 1
Running
X
©2018 Integrated Device Technology, Inc.
1
August 9, 2018

                    
           






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)