9INT31H200 Datasheet: 2-Output Very Low Phase Jitter HCSL Fanout Buffer





9INT31H200 2-Output Very Low Phase Jitter HCSL Fanout Buffer Datasheet

Part Number 9INT31H200
Description 2-Output Very Low Phase Jitter HCSL Fanout Buffer
Manufacture IDT
Total Page 9 Pages
PDF Download Download 9INT31H200 Datasheet PDF

Features: 2-Output Very Low Phase Jitter HCSL Fano ut Buffer 9INT31H200 Datasheet Descri ption The 9INT31H200 is a 2-output very high-performance HCSL fanout buffer fo r high performance interconnect applica tions. It can be used at speeds up to 3 50MHz and is compliant to the DB200H sp ecification. Typical Applications ▪ D B200H ▪ Ethernet ▪ PCIe Output Feat ures ▪ 2 HCSL differential pairs Key Specifications ▪ Qx output-to-output skew across all outputs: 5ps (typical) ▪ RMS additive phase jitter: 64fs typ ical (12kHz–20MHz at 156.25MHz) Bloc k Diagram vOE_[1:0]# 2 DIF_IN# DIF_I N Features ▪ Extremely low additive phase jitter; supports DB200H requireme nts ▪ 3.3V operation; standard indust ry power supply ▪ 2 OE pins (1 for ea ch output); easy control of clocks to C PU sockets ▪ HCSL-compatible input; s upports popular devices ▪ 1MHz to 350 MHz operating frequency; covers all pop ular Ethernet frequencies ▪ Space sav ing 3 × 3 mm 16-QFN; minimal board space Q0 Q1 Table 1. Powe.

Keywords: 9INT31H200, datasheet, pdf, IDT, 2-Output, Very, Low, Phase, Jitter, HCSL, Fanout, Buffer, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

2-Output Very Low Phase Jitter
HCSL Fanout Buffer
9INT31H200
Datasheet
Description
The 9INT31H200 is a 2-output very high-performance HCSL
fanout buffer for high performance interconnect applications. It
can be used at speeds up to 350MHz and is compliant to the
DB200H specification.
Typical Applications
DB200H
Ethernet
PCIe
Output Features
2 HCSL differential pairs
Key Specifications
Qx output-to-output skew across all outputs: 5ps (typical)
RMS additive phase jitter: 64fs typical (12kHz–20MHz at
156.25MHz)
Block Diagram
vOE_[1:0]#
2
DIF_IN#
DIF_IN
Features
Extremely low additive phase jitter; supports DB200H
requirements
3.3V operation; standard industry power supply
2 OE pins (1 for each output); easy control of clocks to CPU
sockets
HCSL-compatible input; supports popular devices
1MHz to 350MHz operating frequency; covers all popular
Ethernet frequencies
Space saving 3 × 3 mm 16-QFN; minimal board space
Q0
Q1
Table 1. Power Management
DI F_I N
OEx# Pin
Qx
nQx
Running
1
Low1
Low1
Running
0
Running
Running
Not Running X X X
Notes:
1. The outputs are tristated, and the termination networks pulls them low.
Table 2. Power Connections
Pin Number
VDD GND
41
8, 13 5, 9, 16
Description
Input receiver analog
DIF outputs
©2018 Integrated Device Technology, Inc.
1
August 9, 2018

                    
     






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)