Clock Buffer. Si53212 Datasheet

Si53212 Buffer. Datasheet pdf. Equivalent

Part Si53212
Description Low Power Gen 1/2/3/4/5 Clock Buffer
Feature Si53212/Si53208/Si53204 Data Sheet 12/8/4-Output PCI-Express Low Jitter, Low Power Gen 1/2/3/4/5 Cl.
Manufacture Silicon Laboratories
Datasheet
Download Si53212 Datasheet



Si53212
Si53212/Si53208/Si53204 Data Sheet
12/8/4-Output PCI-Express Low Jitter, Low Power Gen 1/2/3/4/5
Clock Buffer
The Si53212, Si53208, and Si53204 are the industry’s highest performance, low additive
jitter, low power PCIe clock fanout buffer family that can source 12, 8, or 4 clock outputs.
All differential clock outputs are compliant to PCIe Gen1/2/3/4/5 common clock and sep-
arate reference clock specifications. This family of buffers is spread spectrum tolerant to
pass through a spread input clock. Each device has an individual hardware output ena-
ble control pin for enabling and disabling each differential output. The device can also
support input frequencies from 10 MHz to 200 MHz. All the devices are packaged in
small QFN packages. The small footprint and low-power consumption make this family
of PCIe clock fanout buffers ideal for industrial and consumer applications. To confirm
PCI-Express compliance, the Silicon Labs PCIe Clock Jitter Tool makes measuring
PCIe clock jitter quick and easy. Download it for free at http://www.silabs.com/pcie-lear-
ningcenter.
Applications
• Data Centers
• Servers
• Storage
• PCIe Add-on Cards
• Communications
• Industrial
KEY FEATURES
• 12/8/4-output 100 MHz PCIe Gen1/2/3/4/5-
compliant clock fanout buffer
• Low additive jitter: 0.02 ps rms max, Gen 5
• Low-power, push-pull, HCSL compatible
differential outputs
• 10 MHz to 200 MHz clock input
Individual hardware control pins and I2C
controls for Output Enable
• Spread spectrum tolerant to pass through
a spread input clock for EMI reduction
• Supports Intel QPI/UPI standards
• Single 1.5 to 1.8 V power supply
• Internal 100 Ω or 85 Ω output impedance
matching
• Adjustable output slew rate
• Temperature range: –40 °C to 85 °C
• Package options:
• 64-pin QFN (9 x 9 mm) : 12-output
• 48-pin QFN (6 x 6 mm) : 8-output
• 32-pin QFN (5 x 5 mm) : 4-output
• Small QFN packages
• Pb-free, RoHS-6 compliant
silabs.com | Building a more connected world.
Rev. 1.0



Si53212
1. Feature List
Si53212/Si53208/Si53204 Data Sheet
Feature List
• 12/8/4-output 100 MHz PCIe Gen1/2/3/4/5 and SRIS compliant clock fanout buffer
• Low-power, push-pull, HCSL compatible differential outputs from 10 MHz to 200 MHz clock input
• Low additive jitter of 0.02 ps rms max to meet PCIe Gen 5 specifications
• Individual hardware control pins and I2C for Output Enable to easily disable unused outputs for power savings
• Spread spectrum tolerant to pass through a spread input clock for EMI reduction
• Supports Intel QPI/UPI jitter requirements with margin
• Internal 100 Ω or 85 Ω output impedance matching
• Eliminates external termination resistors to reduce board space
• Adjustable slew rate to improve signal quality for different applications and board designs
• Single 1.5–1.8 V power supply
• Temperature range: –40°C to 85°C
• Package options:
• 64-pin QFN (9 x 9 mm), 12-output
• 48-pin QFN (6 x 6 mm), 8-output
• 32-pin QFN (5 x 5 mm), 4-output
• Pb-free, RoHS-6 compliant
silabs.com | Building a more connected world.
Rev. 1.0 | 2





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)