AD9208 Datasheet (data sheet) PDF





AD9208 Datasheet, Dual Analog-to-Digital Converter

AD9208   AD9208  

Search Keywords: AD9208, datasheet, pdf, Analog Devices, Dual, Analog-to-Digital, Converter, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

Data Sheet 14-Bit, 3 GSPS, JESD204B, Du al Analog-to-Digital Converter AD9208 FEATURES JESD204B (Subclass 1) coded se rial digital outputs Support for lane r ates up to 16 Gbps per lane 1.65 W tota l power per channel at 3 GSPS (default settings) Performance at −2 dBFS ampl itude, 2.6 GHz input SFDR = 70 dBFS SNR = 57.2 dBFS Performance at −9 dBFS a mplitude, 2.6 GHz input SFDR = 78 dBFS SNR = 59.5 dBFS Integrated input buffer Noise density = −152 dBFS/Hz 0.975 V , 1.9 V, and 2.5 V dc supply operation 9 GHz analog input full power bandwidth (−3 dB) Amplitude detect bits for ef ficient AGC implementation 2 integrate d, wideband digital processors pe

AD9208 Datasheet, Dual Analog-to-Digital Converter

AD9208   AD9208  
r channel 48-bit NCO 4 cascaded half-ban d filters Phase coherent NCO switching Up to 4 channels available Serial port control Integer clock with divide by 2 and divide by 4 options Flexible JESD20 4B lane configurations On-chip dither A PPLICATIONS Diversity multiband and mul timode digital receivers 3G/4G, TD-SCDM A, W-CDMA, and GSM, LTE, LTE-A Electron ic test and measurement systems Phased array radar and electronic warfare DOCS IS 3.0 CMTS upstream receive paths HFC digital reverse path receivers PROGRAM MABLE FIR FILTER CROSSBAR MUX CROSSBAR MUX 15547-001 AVDD1 (0.975V) AVDD2 (1 .9V) FUNCTIONAL BLOCK DIAGRAM AVDD3 A VDD1_SR (2.5V) (0.975V) DVDD DRVDD1 DR VDD2 (0.975V) (0.975V) (1.9V) SPIVDD ( 1.9V) VIN+A VIN–A VIN+B VIN–B VREF PDWN/STBY SYSREF± CLK+ CLK– BUFFER ADC CORE 14 FAST DETECT SIGNAL MON ITOR BUFFER ADC CORE 14 JESD204B SU BCLASS 1 CONTROL CLOCK DISTRIBUTION 2 ÷4 DIGITAL DOWNCONVERTER DIGITAL D OWNCONVERTER SPI AND CONTROL REGISTERS JESD204B LINK AND Tx OUTPUTS 8 SERDO UT0± SERDOUT1± SERDOUT2± SERDOUT3± SERDOUT4± SERDOUT5± SERDOUT6± SERDOU T7± SYNCINB± GPIO MUX FD_A/GPIO_A0 GPIO_A1 FD_B/GPIO_B0 GPIO_B1 AD9208 AGND SDIO SCLK CSB Figure 1. DRGND DG ND Rev. 0 Document Feedback Informat ion furnished by Analog Devices is believed to be accurate and reliab








@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)