74AHC2G125 Datasheet (data sheet) PDF





74AHC2G125 Datasheet, Dual buffer/line driver

74AHC2G125   74AHC2G125  

Search Keywords: 74AHC2G125, datasheet, pdf, nexperia, Dual, buffer/line, driver, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

74AHC2G125; 74AHCT2G125 Dual buffer/lin e driver; 3-state Rev. 4 — 2 January 2019 Product data sheet 1. General de scription The 74AHC2G125 and 74AHCT2G12 5 are high-speed Si-gate CMOS devices. They provide a dual non-inverting buffe r/line driver with 3-state output. The 3-state output is controlled by the out put enable input (nOE). A HIGH at nOE c auses the output to assume a high-imped ance OFF-state. The AHC device has CMOS input switching levels and supply volt age range 2 V to 5.5 V. The AHCT device has TTL input switching levels and sup ply voltage range 4.5 V to 5.5 V. 2. F eatures and benefits • Symmetrical ou tput impedance • High noise i

74AHC2G125 Datasheet, Dual buffer/line driver

74AHC2G125   74AHC2G125  
mmunity • Low power dissipation • Ba lanced propagation delays • Multiple package options • ESD protection: • HBM JESD22-A114E: exceeds 2000 V • M M JESD22-A115-A: exceeds 200 V • CDM JESD22-C101C: exceeds 1000 V • Specif ied from -40 °C to +125 °C 3. Orderi ng information Table 1. Ordering infor mation Type number Package Temperatu re range Name Description 74AHC2G125DP 74AHCT2G125DP -40 °C to +125 °C TS SOP8 plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm 74AHC2G125DC 74AHCT2G12 5DC -40 °C to +125 °C VSSOP8 plasti c very thin shrink small outline packag e; 8 leads; body width 2.3 mm Version SOT505-2 SOT765-1 4. Marking Table 2. Marking codes Type number 74AHC2G125DP 74AHCT2G125DP 74AHC2G125DC 74AHCT2G125 DC Marking[1] A25 C25 A25 C25 [1] The pin 1 indicator is located on the lowe r left corner of the device, below the marking code. Nexperia 5. Functional d iagram 74AHC2G125; 74AHCT2G125 Dual bu ffer/line driver; 3-state 2 1A 1Y 6 1 1OE 5 2A 2Y 3 7 2OE mce185 Fig. 1. Logic symbol 2 1 EN1 1 6 5 7 E N2 2 mce186 Fig. 2. IEC logic symbol 3 6. Pinning information nA nY nOE mna227 Fig. 3. Logic diagram (one bu ffer) 6.1. Pinning 74AHC2G125 74AHCT2 G125 1OE 1A 2Y GND 1 2 3 4 8 VCC 7 2OE 6 1Y 5 2A 001aaj260 Fig. 4. Pi








@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)