DatasheetsPDF.com

74LVT162373

nexperia

16-bit transparent D-type latch

74LVT162373 3.3 V 16-bit transparent D-type latch with 30 Ω termination resistors; 3-state Rev. 2 — 1 October 2018 P...


nexperia

74LVT162373

File Download Download 74LVT162373 Datasheet


Description
74LVT162373 3.3 V 16-bit transparent D-type latch with 30 Ω termination resistors; 3-state Rev. 2 — 1 October 2018 Product data sheet 1. General description The 74LVT162373 is a high-performance BiCMOS product designed for VCC operation at 3.3 V. This device is a 16-bit transparent D-type latch with non-inverting 3-state bus compatible outputs. The device can be used as two 8-bit latches or one 16-bit latch. When latch enable (LE) input is HIGH, the Q outputs follow the date (D) inputs. When latch enable is taken LOW, the Q outputs are latched at the levels of the D inputs one setup time prior to the HIGH-to-LOW transition. The 74LVT162373 is designed with 30 Ω series resistance in both the HIGH-state and LOW-state of the output. This design reduces the noise in applications such as memory address drivers, clock drivers and bus receivers and transmitters. 2. Features and benefits 16-bit transparent latch 3-state buffers Output capability: +12 mA/–12 mA TTL input and output switching levels Input and output interface capability to systems at 5 V supply Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs Live insertion/extraction permitted Outputs include series resistance of 30 Ω making external termination resistors unnecessary Power-up reset Power-up 3-state No bus current loading when output is tied to 5 V bus Latch-up protection: JESD78B Class II exceeds 500 mA ESD protection: HBM: JESD22-A114F ex...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)