DatasheetsPDF.com

74AVC4T774PW

nexperia

4-bit dual supply translating transceiver

74AVC4T774PW 4-bit dual supply translating transceiver; 3-state Rev. 2 — 20 October 2021 Product data sheet 1. Gener...


nexperia

74AVC4T774PW

File Download Download 74AVC4T774PW Datasheet


Description
74AVC4T774PW 4-bit dual supply translating transceiver; 3-state Rev. 2 — 20 October 2021 Product data sheet 1. General description The 74AVC4T774PW is a 4-bit, dual supply transceiver that enables bidirectional level translation. It features eight 1-bit input-output ports (An and Bn), four direction control inputs (DIR1, DIR2, DIR3 and DIR4), an output enable input (OE) and dual supply pins (VCC(A) and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any voltage between 0.8 V and 1.95 V for translating between the 0.8 V, 1.2 V, 1.5 V and 1.8 V supply voltage nodes or 1.1 V to 3.6 V for translating between the 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V supply voltage nodes. Pins An, OE and DIRn are referenced to VCC(A) and pins Bn are referenced to VCC(B). A HIGH on DIRn allows transmission from An to Bn and a LOW on DIRn allows transmission from Bn to An. The output enable input (OE) can be used to disable the outputs so the buses are effectively isolated. The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at GND level, both An and Bn are in the high-impedance OFF-state. 2. Features and benefits Wide supply voltage range: VCC(A) and VCC(B): 0.8 V to 1.95 V or 1.1 V to 3.6 V Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V) JESD8-11 (0.9 V to 1.65 V) JESD8-7 (1...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)