Document
74LVC1G06
Inverter with open-drain output
Rev. 14 — 10 February 2022
Product data sheet
1. General description
The 74LVC1G06 is a single inverter with open-drain output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
2. Features and benefits
• Wide supply voltage range from 1.65 V to 5.5 V • High noise immunity • Complies with JEDEC standard:
• JESD8-7 (1.65 V to 1.95 V) • JESD8-5 (2.3 V to 2.7 V) • JESD8C (2.7 V to 3.6 V) • JESD36 (4.5 V to 5.5 V) • ±24 mA output drive (VCC = 3.0 V) • CMOS low power dissipation • Latch-up performance exceeds 250 mA • Direct interface with TTL levels • Overvoltage tolerant inputs to 5.5 V • IOFF circuitry provides partial Power-down mode operation • Multiple package options • ESD protection: • HBM JESD22-A114F exceeds 2000 V • MM JESD22-A115-A exceeds 200 V • Specified from -40 °C to +125 °C
Nexperia
74LVC1G06
Inverter with open-drain output
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74LVC1G06GW -40 °C to +125 °C
Name TSSOP5
74LVC1G06GV 74LVC1G06GM
-40 °C to +125 °C -40 °C to +125 °C
SC-74A XSON6
74LVC1G06GN -40 °C to +125 °C XSON6
74LVC1G06GS -40 °C to +125 °C XSON6
74LVC1G06GX -40 °C to +125 °C X2SON5
Description
plastic thin shrink small outline package; 5 leads; body width 1.25 mm
plastic surface-mounted package; 5 leads
plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1.45 × 0.5 mm
extremely thin small outline package; no leads; 6 terminals; body 0.9 × 1.0 × 0.35 mm
extremely thin small outline package; no leads; 6 terminals; body 1.0 × 1.0 × 0.35 mm
plastic thermal enhanced extremely thin small outline package; no leads; 5 terminals; body 0.8 × 0.8 × 0.32 mm
Version SOT353-1
SOT753 SOT886
SOT1115
SOT1202
SOT1226-3
4. Marking
Table 2. Marking codes Type number 74LVC1G06GW 74LVC1G06GV 74LVC1G06GM 74LVC1G06GN 74LVC1G06GS 74LVC1G06GX
Marking [1] VR V06 VR VR VR VR
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
Y
2A
Y4
mna618
Fig. 1. Logic symbol
A2
4Y
mna619
Fig. 2. IEC logic symbol
A
Fig. 3. Logic diagram
GND mna620
74LVC1G06
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 14 — 10 February 2022
© Nexperia B.V. 2022. All rights reserved
2 / 16
Nexperia
6. Pinning information
74LVC1G06
Inverter with open-drain output
6.1. Pinning
74LVC1G06
n.c. 1 A2
5 VCC
GND 3
4Y
001aaf192
Fig. 4. Pin configuration SOT353-1 (TSSOP5) and SOT753 (SC-74A)
74LVC1G06
n.c. 1 .