74AHC374-Q100;
74AHCT374-Q100
Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 1 — 11 March 2014
Product ...
74AHC374-Q100;
74AHCT374-Q100
Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 1 — 11 March 2014
Product data sheet
1. General description
The 74AHC374-Q100; 74AHCT374-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power
Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.
The 74AHC374-Q100; 74AHCT374-Q100 comprises eight D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock input (CP) and an output enable input (OE) are common to all flip-flops.
The eight flip-flops will store the state of their individual D inputs that meet the set-up and hold times requirements for the LOW-to-HIGH CP transition.
When OE is LOW the content of the eight flip-flops is available at the outputs. When OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from 40 C to +85 C and from 40 C to +125 C
Balanced propagation delays All inputs have Schmitt-trigger actions Inputs accept voltages higher than VCC Common 3-state output enable input Input levels:
For 74AHC374-Q100: CMOS level For 74AHCT374-Q100: TTL...