SY100EL33L Datasheet PDF Download, Microchip





(PDF) SY100EL33L Datasheet Download

Part Number SY100EL33L
Description 3.3V ECL/4 Divider
Manufacture Microchip
Total Page 10 Pages
PDF Download Download SY100EL33L Datasheet PDF

Features: SY100EL33L 3.3V ECL ÷ 4 Divider Featur es • 3.3V Power Supply • 640ps Prop agation Delay (typical) • 4.2 GHz Tog gle Frequency (typical) • High Bandwi dth Output Transitions • Internal 75 kΩ Input Pull-Down Resistors • Avai lable in 8-Pin SOIC Package General De scription The SY100EL33L is an integrat ed ÷4 divider. The differential clock inputs and the VBB allow a differential , single-ended or AC-coupled interface to the device. If used, the VBB output should be bypassed to ground with a 0.0 1µF capacitor. Also note that the VBB is designed to be used as an input bias on the EL33L only; the VBB output has limited current sink and source capabil ity. The Reset pin is asynchronous and is asserted on the rising edge. Upon po wer-up, the internal flip-flops will at tain a random state; the Reset input al lows for the synchronization of multipl e EL33Ls in a system. Package Type SY10 0EL33L 8-Pin SOIC (Z8-1)  2018 Micr ochip Technology Inc. DS20006076A-page 1 SY100EL33L 1.0 ELECTRICAL CHARACTERIST.

Keywords: SY100EL33L, datasheet, pdf, Microchip, 3.3V, ECL/4, Divider, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

SY100EL33L
3.3V ECL ÷ 4 Divider
Features
• 3.3V Power Supply
• 640ps Propagation Delay (typical)
• 4.2 GHz Toggle Frequency (typical)
• High Bandwidth Output Transitions
• Internal 75 kInput Pull-Down Resistors
• Available in 8-Pin SOIC Package
General Description
The SY100EL33L is an integrated ÷4 divider. The
differential clock inputs and the VBB allow a differential,
single-ended or AC-coupled interface to the device. If
used, the VBB output should be bypassed to ground
with a 0.01µF capacitor. Also note that the VBB is
designed to be used as an input bias on the EL33L
only; the VBB output has limited current sink and source
capability. The Reset pin is asynchronous and is
asserted on the rising edge. Upon power-up, the
internal flip-flops will attain a random state; the Reset
input allows for the synchronization of multiple EL33Ls
in a system.
Package Type
SY100EL33L
8-Pin SOIC (Z8-1)
2018 Microchip Technology Inc.
DS20006076A-page 1

                    
        






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)