SY100ELT22 Datasheet: Dual TTL-to-Differential PECL Translator





SY100ELT22 Dual TTL-to-Differential PECL Translator Datasheet

Part Number SY100ELT22
Description Dual TTL-to-Differential PECL Translator
Manufacture Microchip
Total Page 12 Pages
PDF Download Download SY100ELT22 Datasheet PDF

Features: SY100ELT22 Dual TTL-to-Differential PECL Translator Features • 300 ps Typica l Propagation Delay • <100 ps Output- to-Output Skew • Differential PECL Ou tputs • PNP TTL Inputs for Minimal Lo ading • Flow-Through Pinouts • Avai lable in 8-Lead SOIC Package General D escription The SY100ELT22 is a dual TTL -to-differential PECL translator. Becau se positive ECL (PECL) levels are used, only +5V and ground is required. The s mall outline 8-lead SOIC package and th e low-skew, dual-gate design of the SY1 00ELT22 makes it ideal for applications that require the translation of a cloc k and a data signal. The SY100ELT22 is compatible with positive ECL 100K logic levels. Package Type SY100ELT22 8-Lead SOIC Q0 1 /Q0 2 PECL Q1 3 /Q1 4 8 VC C 7 D0 TTL 6 D1 5 GND  2018 Microch ip Technology Inc. DS20005996A-page 1 SY100ELT22 1.0 ELECTRICAL CHARACTERIS TICS Absolute Maximum Ratings † Power Supply Voltage (VCC) ................. ................................................................................

Keywords: SY100ELT22, datasheet, pdf, Microchip, Dual, TTL-to-Differential, PECL, Translator, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

SY100ELT22
Dual TTL-to-Differential PECL Translator
Features
• 300 ps Typical Propagation Delay
• <100 ps Output-to-Output Skew
• Differential PECL Outputs
• PNP TTL Inputs for Minimal Loading
• Flow-Through Pinouts
• Available in 8-Lead SOIC Package
General Description
The SY100ELT22 is a dual TTL-to-differential PECL
translator. Because positive ECL (PECL) levels are
used, only +5V and ground is required. The small
outline 8-lead SOIC package and the low-skew,
dual-gate design of the SY100ELT22 makes it ideal for
applications that require the translation of a clock and
a data signal.
The SY100ELT22 is compatible with positive ECL
100K logic levels.
Package Type
SY100ELT22
8-Lead SOIC
Q0 1
/Q0 2
PECL
Q1 3
/Q1 4
8 VCC
7 D0
TTL
6 D1
5 GND
2018 Microchip Technology Inc.
DS20005996A-page 1

                    
              






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)