SY100ELT22L Datasheet PDF Download, Microchip





(PDF) SY100ELT22L Datasheet Download

Part Number SY100ELT22L
Description 3.3V Dual LVTTL-to-Differential LVPECL Translator
Manufacture Microchip
Total Page 14 Pages
PDF Download Download SY100ELT22L Datasheet PDF

Features: SY100ELT22L 3.3V Dual LVTTL-to-Different ial LVPECL Translator Features • 3.3 V Power Supply • 300 ps Typical Propa gation Delay • <100 ps Output-to-Outp ut Skew • Differential LVPECL Outputs • PNP LVTTL Inputs for Minimal Loadi ng • Flow-Through Pinouts • Availab le in 8-Lead SOIC Package General Desc ription The SY100ELT22L is a dual LVTTL -to-differential LVPECL translator with +3.3V power supply. Because LVPECL lev els are used, only +3.3V and ground are required. The small-outline 8-lead SOI C package and the low skew, dual gate d esign of the ELT22L make it ideal for a pplications that require the translatio n of a clock and a data signal. The SY1 00ELT22L is compatible with positive EC L 100K logic levels. Package Type SY100 ELT22L 8-Lead SOIC (Z8-1) Q0 1 /Q0 2 L VPECL Q1 3 /Q1 4 8 VCC 7 D0 LVTTL 6 D1 5 GND  2018 Microchip Technology I nc. DS20005931A-page 1 SY100ELT22L 1 .0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings † Supply Voltage (VCC) .........................................

Keywords: SY100ELT22L, datasheet, pdf, Microchip, 3.3V, Dual, LVTTL-to-Differential, LVPECL, Translator, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

SY100ELT22L
3.3V Dual LVTTL-to-Differential LVPECL Translator
Features
• 3.3V Power Supply
• 300 ps Typical Propagation Delay
• <100 ps Output-to-Output Skew
• Differential LVPECL Outputs
• PNP LVTTL Inputs for Minimal Loading
• Flow-Through Pinouts
• Available in 8-Lead SOIC Package
General Description
The SY100ELT22L is a dual LVTTL-to-differential
LVPECL translator with +3.3V power supply. Because
LVPECL levels are used, only +3.3V and ground are
required. The small-outline 8-lead SOIC package and
the low skew, dual gate design of the ELT22L make it
ideal for applications that require the translation of a
clock and a data signal.
The SY100ELT22L is compatible with positive ECL
100K logic levels.
Package Type
SY100ELT22L
8-Lead SOIC (Z8-1)
Q0 1
/Q0 2
LVPECL
Q1 3
/Q1 4
8 VCC
7 D0
LVTTL
6 D1
5 GND
2018 Microchip Technology Inc.
DS20005931A-page 1

                    
                    






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)