SY100ELT23 Datasheet: DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR





SY100ELT23 DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR Datasheet

Part Number SY100ELT23
Description DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR
Manufacture Micrel Semiconductor
Total Page 5 Pages
PDF Download Download SY100ELT23 Datasheet PDF

Features: Micrel NOT RECOMMENDED FOR NEW DESIGNS DUAL DIFFERENTIAL PECL-to-TTL TRANSLATO R Precision Edge® PrecisionSEY1d0gEeL T®23 SY1S0YE1L00TE2L3T23 SY100ELT23 F EATURES s 3.0ns typical propagation del ay s <500ps typical output-to-output sk ew s Differential PECL inputs s 24mA TT L outputs s Flow-through pinouts s Inte rnal input 50kΩ pulldown resistors s Available in 8-pin SOIC package PIN CO NFIGURATION/BLOCK DIAGRAM D0 1 D0 2 PE CL D1 3 D1 4 8 VCC 7 Q0 TTL 6 Q1 5 GND SOIC TOP VIEW Precision Edge® DESCR IPTION The SY10/100ELT23 are dual diffe rential PECL-to-TTL translators. Becaus e PECL (Positive ECL) levels are used, only +5V and ground are required. The s mall outline 8-lead SOIC package and th e low skew dual gate design of the ELT2 3 makes it ideal for applications which require the translation of a clock and a data signal. The ELT23 is available in both ECL standards: the 10ELT is com patible with positive ECL 10H logic lev els, while the 100ELT is compatible with positive ECL 100K logic lev.

Keywords: SY100ELT23, datasheet, pdf, Micrel Semiconductor, DUAL, DIFFERENTIAL, PECL-to-TTL, TRANSLATOR, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

Micrel
NOT RECOMMENDED FOR NEW DESIGNS
DUAL DIFFERENTIAL
PECL-to-TTL
TRANSLATOR
Precision Edge®
PrecisionSEY1d0gEeLT®23
SY1S0YE1L00TE2L3T23
SY100ELT23
FEATURES
s 3.0ns typical propagation delay
s <500ps typical output-to-output skew
s Differential PECL inputs
s 24mA TTL outputs
s Flow-through pinouts
s Internal input 50kpulldown resistors
s Available in 8-pin SOIC package
PIN CONFIGURATION/BLOCK DIAGRAM
D0 1
D0 2
PECL
D1 3
D1 4
8 VCC
7 Q0
TTL
6 Q1
5 GND
SOIC
TOP VIEW
Precision Edge®
DESCRIPTION
The SY10/100ELT23 are dual differential PECL-to-TTL
translators. Because PECL (Positive ECL) levels are
used, only +5V and ground are required. The small outline
8-lead SOIC package and the low skew dual gate design
of the ELT23 makes it ideal for applications which require
the translation of a clock and a data signal.
The ELT23 is available in both ECL standards: the
10ELT is compatible with positive ECL 10H logic levels,
while the 100ELT is compatible with positive ECL 100K
logic levels.
PIN NAMES
Pin
Qn
Dn
VCC
GND
Function
TTL Outputs
Differential PECL Inputs
+5.0V Supply
Ground
Precision Edge is a registered trademark of Micrel, Inc.
1
Rev.: J
Amendment: 0
Issue Date: February 2008

              






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)