RANDOM-ACCESS MEMORY. TMS626812 Datasheet

TMS626812 MEMORY. Datasheet pdf. Equivalent

Part TMS626812
Description SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
Feature TMS626812 1048576 BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY SMOS687A –JULY 1996 – .
Manufacture etcTI
Datasheet
Download TMS626812 Datasheet



TMS626812
TMS626812
1048576 BY 8-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SMOS687A –JULY 1996 – REVISED APRIL 1997
D Organization . . . 1M × 8 × 2 Banks
D 3.3-V Power Supply (± 10% Tolerance)
D Two Banks for On-Chip Interleaving
(Gapless Accesses)
D High Bandwidth – Up to 83-MHz Data Rates
D CAS Latency Programmable to 2 or 3
Cycles From Column-Address Entry
D Burst Sequence Programmable to Serial or
Interleave
D Burst Length Programmable to 1, 2, 4, or 8
D Chip Select and Clock Enable for
Enhanced-System Interfacing
D Cycle-by-Cycle DQ-Bus Mask Capability
D Auto-Refresh and Self-Refresh Capability
D 4K Refresh (Total for Both Banks)
D High-Speed, Low-Noise Low-Voltage TTL
(LVTTL) Interface
D Power-Down Mode
D Compatible With JEDEC Standards
D Pipeline Architecture
D Temperature Ranges
Operating, 0°C to 70°C
Storage, – 55°C to 150°C
D Performance Ranges:
DGE PACKAGE
( TOP VIEW )
VCC
DQ0
VSSQ
DQ1
VCCQ
DQ2
VSSQ
DQ3
VCCQ
NC
NC
W
CAS
RAS
CS
A11
A10
A0
A1
A2
A3
VCC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44 VSS
43 DQ7
42 VSSQ
41 DQ6
40 VCCQ
39 DQ5
38 VSSQ
37 DQ4
36 VCCQ
35 NC
34 NC
33 DQM
32 CLK
31 CKE
30 NC
29 A9
28 A8
27 A7
26 A6
25 A5
24 A4
23 VSS
SYNCHRONOUS
CLOCK CYCLE
TIME
tCK3
tCK2
(CL = 3) (CL = 2)
ACCESS TIME
CLOCK TO
OUTPUT
tCK3
tCK2
(CL = 3) (CL = 2)
’626812-12A† 12 ns
15 ns
9 ns
9 ns
’626812-12
12 ns
18 ns
9 ns 10 ns
† –12A speed device is supported only at –5/+10% VCC
REFRESH
INTERVAL
64 ms
64 ms
description
The TMS626812 is a high-speed 16 777 216-bit
synchronous dynamic random access memory
(SDRAM) device organized as two banks of
1 048 576 words with eight bits per word.
All inputs and outputs of the TMS626812 series
are compatible with the LVTTL interface.
PIN NOMENCLATURE
A0 – A10 Address Inputs
A0 – A10 Row Addresses
A0 – A8 Column Addresses
A10 Automatic-Precharge Select
A11 Bank Select
CAS Column-Address Strobe
CKE Clock Enable
CLK System Clock
CS Chip Select
DQ0 – DQ7
SDRAM Data Input / Output
DQM Data / Output Mask Enable
NC No External Connect
RAS Row-Address Strobe
VCC
VCCQ
VSS
VSSQ
W
Power Supply (3.3-V Typ)
Power Supply for Output Drivers (3.3-V Typ)
Ground
Ground for Output Drivers
Write Enable
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright © 1997, Texas Instruments Incorporated
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
1



TMS626812
TMS626812
1048576 BY 8-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SMOS687A –JULY 1996 – REVISED APRIL 1997
description (continued)
The SDRAM employs state-of-the-art technology for high performance, reliability, and low power. All inputs and
outputs are synchronized with the CLK input to simplify system design and enhance use with high-speed
microprocessors and caches.
The TMS626812 SDRAM is available in a 400-mil, 44-pin surface-mount TSOP package (DGE suffix).
functional block diagram
CLK
CKE
CS
DQM
RAS
CAS
W
A0 – A11
AND
12
Control
Array Bank T
Array Bank B
DQ
Buffer
DQ0 – DQ7
8
Mode Register
operation
All inputs of the ’626812 SDRAM are latched on the rising edge of the system (synchronous) clock. The outputs,
DQ0– DQ7, also are referenced to the rising edge of CLK. The ’626812 has two banks that are accessed
independently. A bank must be activated before it can be accessed (read from or written to). Refresh cycles
refresh both banks alternately.
Five basic commands or functions control most operations of the ’626812:
D Bank activate / row-address entry
D Column-address entry / write operation
D Column-address entry / read operation
D Bank deactivate
D Auto-refresh
D Self-refresh
Additionally, operations can be controlled by three methods: using chip select (CS) to select / deselect the
devices, using DQM to enable / mask the DQ signals on a cycle-by-cycle basis, or using CKE to suspend (or
gate) the CLK input. The device contains a mode register that must be programmed for proper operation.
Table 1 through Table 3 show the various operations that are available on the ’626812. These truth tables
identify the command and / or operations and their respective mnemonics. Each truth table is followed by a
legend that explains the abbreviated symbols. An access operation refers to any read or write command in
progress at cycle n. Access operations include the cycle upon which the read or write command is entered and
all subsequent cycles through the completion of the access burst.
2 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)