(PDF) UC3824 Datasheet PDF | etcTI





UC3824 Datasheet PDF

Part Number UC3824
Description HIGH SPEED PWM CONTROLLER
Manufacture etcTI
Total Page 14 Pages
PDF Download Download UC3824 Datasheet PDF

Features: Datasheet pdf www.ti.com UC1824 UC2824 UC3824 SLUS326 A – MARCH 1997 – REVISED JULY 2007 HIGH SPEED PWM CONTROLLER FEATURES • Complementary Outputs • Practical Op eration Switching Frequencies to 1 MHz • 50-ns Propagation Delay to Output High Current Dual Totem Pole Outputs (1.5 A Peak) • Wide Bandwidth Error Amplifier • Fully Latched Logic With Double Pulse Suppression • Pulse-by-P ulse Current Limiting • Soft Start/Ma ximum Duty Cycle Control • Under-Volt age Lockout with Hysteresis • Low Sta rt Up Current (1.1 mA) • Trimmed Band gap Reference (5.1 V ± 1%) DESCRIPTIO N The UC1824 family of PWM control devi ces is optimized for high frequency swi tched mode power supply applications. P articular care was given to minimizing propagation delays through the comparat ors and logic circuitry while maximizin g bandwidth and slew rate of the error amplifier. This controller is designed for use in either current mode or volta ge mode systems with the capability for input voltage feed-forward. Protection circuitry i.

Keywords: UC3824, datasheet, pdf, etcTI, HIGH, SPEED, PWM, CONTROLLER, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

UC3824 datasheet
www.ti.com
UC1824
UC2824
UC3824
SLUS326A – MARCH 1997 – REVISED JULY 2007
HIGH SPEED PWM CONTROLLER
FEATURES
Complementary Outputs
Practical Operation Switching Frequencies to
1 MHz
50-ns Propagation Delay to Output
High Current Dual Totem Pole Outputs (1.5 A
Peak)
Wide Bandwidth Error Amplifier
Fully Latched Logic With Double Pulse
Suppression
Pulse-by-Pulse Current Limiting
Soft Start/Maximum Duty Cycle Control
Under-Voltage Lockout with Hysteresis
Low Start Up Current (1.1 mA)
Trimmed Bandgap Reference (5.1 V ± 1%)
DESCRIPTION
The UC1824 family of PWM control devices is
optimized for high frequency switched mode power
supply applications. Particular care was given to
minimizing propagation delays through the
comparators and logic circuitry while maximizing
bandwidth and slew rate of the error amplifier. This
controller is designed for use in either current mode
or voltage mode systems with the capability for input
voltage feed-forward.
Protection circuitry includes a current limit
comparator with a 1-V threshold, a TTL compatible
shutdown port, and a soft-start pin which doubles as
a maximum duty cycle clamp. The logic is fully
latched to provide jitter free operation and prohibit
multiple pulses at an output. An under-voltage
lockout section with 800 mV of hysteresis assures
low start up current. During under-voltage lockout,
the outputs are high impedance.
BLOCK DIAGRAM
Clock 4
RT 5
CT 6
Ramp 7
1.25V
OSC
E/A Out 3
Error
Amp
NI 2
INV 1
Wide Bandwidth
(Set Dom.)
+
Inhibit
PWM Latch (Set Dom.)
R
S
VIN
9mA
Soft Start 8
ILIM/SD 9
1V
1.4V
ILIM
CPRTR
Shutdown
CPRTR
VCC 15
9V
Gnd 10
UVLO
VCC Good
GATE
REF
GEN
Internal
Bias
4V
13 VC
11 Out
14 INVOUT
12 Pwr Gnd
Output
Inhibit
VREF Good
10 VREF 5.1V
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 1997–2007, Texas Instruments Incorporated

UC3824 datasheet
UC1824
UC2824
UC3824
SLUS326A – MARCH 1997 – REVISED JULY 2007
www.ti.com
DESCRIPTION (CONTINUED)
These devices feature totem pole outputs designed to source and sink high peak currents from capacitive loads,
such as the gate of a power MOSFET. The on state is designed as a high level.
ABSOLUTE MAXIMUM RATINGS(1)(2)
Supply voltage (pins 13, 15)
Output current, source or sink (pins 11, 14)
DC
Pulse (0.5 ms)
Analog inputs
(Pins 1, 2, 7)
(Pin 8, 9)
Clock output current (pin 4)
Error amplifier output current (pin 3)
Soft start sink current (pin 8)
Oscillator charging current (pin 5)
Power dissipation
Storage temperature range
Lead temperature (soldering, 10 seconds)
VALUE
30
0.5
2
–0.3 TO 7
–0.3 TO 6
–5
5
20
–5
1
–65 to 150
300
UNIT
V
A
V
mA
W
°C
(1) All voltages are with respect to GND (Pin 10); all currents are positive into, negative out of part; pin numbers refer to DIL-16 package.
(2) Consult Unitrode Integrated Circuit Databook for thermal limitations and considerations of package.
SOIC-16
DW PACKAGE
(TOP VIEW)
DIL-16
J OR N PACKAGE
(TOP VIEW)
2 Submit Documentation Feedback




Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)