REGISTER. SN74HC166A-EP Datasheet

SN74HC166A-EP Datasheet PDF


Part

SN74HC166A-EP

Description

8-BIT PARALLEL-LOAD SHIFT REGISTER

Manufacture

etcTI

Page 14 Pages
Datasheet
Download SN74HC166A-EP Datasheet


SN74HC166A-EP Datasheet
SN74HC166AĆEP
8ĆBIT PARALLELĆLOAD SHIFT REGISTER
SCLS559 − JANUARY 2004
D Controlled Baseline
− One Assembly/Test Site, One Fabrication
Site
D Enhanced Diminishing Manufacturing
Sources (DMS) Support
D Enhanced Product-Change Notification
D Qualification Pedigree
D Wide Operating Voltage Range of 2 V to 6 V
D Outputs Can Drive Up To 10 LSTTL Loads
D Low Power Consumption, 80-µA Max ICC
D Typical tpd = 13 ns
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
D ±4-mA Output Drive at 5 V
D Low Input Current of 1 µA Max
D Synchronous Load
D Direct Overriding Clear
D Parallel-to-Serial Conversion
D OR PW PACKAGE
(TOP VIEW)
SER
A
B
C
D
CLK INH
CLK
GND
1
2
3
4
5
6
7
8
16 VCC
15 SH/LD
14 H
13 QH
12 G
11 F
10 E
9 CLR
description/ordering information
This parallel-in or serial-in, serial-out register features gated clock (CLK, CLK INH) inputs and an overriding
clear (CLR) input. The parallel-in or serial-in modes are established by the shift/ load (SH/LD) input. When high,
SH/LD enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock
(CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on
the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the
low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a
clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low
enables the other clock input. This allows the system clock to be free running, and the register can be stopped
on command with the other clock input. CLK INH should be changed to the high level only when CLK is high.
CLR overrides all other inputs, including CLK, and resets all flip-flops to zero.
ORDERING INFORMATION
TA
PACKAGE‡
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
−40°C to 85°C
SOIC − D
TSSOP − PW
Tape and reel
Tape and reel
SN74HC166AIDREP
SN74HC166AIPWREP§
SHC166IEP
SHC166IEP
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
§ Product Preview
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright 2004, Texas Instruments Incorporated
1

SN74HC166A-EP Datasheet
SN74HC166AĆEP
8ĆBIT PARALLELĆLOAD SHIFT REGISTER
SCLS559 − JANUARY 2004
CLR
L
H
H
H
H
H
FUNCTION TABLE
INPUTS
SH/LD CLK INH CLK
X XX
X LL
L L
H L
H L
X H
SER
X
X
X
H
L
X
PARALLEL
A...H
X
X
a...h
X
X
X
OUTPUTS
INTERNAL
QA QB QH
L
QA0
a
H
L
QA0
L
QB0
b
QAn
QAn
QB0
L
QH0
h
QGn
QGn
QH0
logic diagram (positive logic)
15
SH/LD
ABCDE F G
2 3 4 5 10 11 12
1
SER
H
14
CLK INH
CLK
6
7
9
CLR
1D
C1
R
1D
C1
R
1D
C1
R
1D
C1
R
1D
C1
R
1D
C1
R
1D
C1
R
1D
C1
R
13
QH
2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265


Features Datasheet pdf SN74HC166AĆEP 8ĆBIT PARALLELĆLOAD SHI FT REGISTER SCLS559 − JANUARY 2004 D Controlled Baseline − One Assembly/ Test Site, One Fabrication Site D Enhan ced Diminishing Manufacturing Sources ( DMS) Support D Enhanced Product-Change Notification D Qualification Pedigree D Wide Operating Voltage Range of 2 V to 6 V D Outputs Can Drive Up To 10 LS TTL Loads D Low Power Consumption, 80- A Max ICC D Typical tpd = 13 ns † Co mponent qualification in accordance wit h JEDEC and industry standards to ensur e reliable operation over an extended t emperature range. This includes, but is not limited to, Highly Accelerated Str ess Test (HAST) or biased 85/85, temper ature cycle, autoclave or unbiased HAST , electromigration, bond intermetallic life, and mold compound life. Such qual ification testing should not be viewed as justifying use of this component bey ond specified performance and environme ntal limits. D ±4-mA Output Drive at 5 V D Low Input Current of 1 µA Max D Synchronous Load D Direct Overriding C.
Keywords SN74HC166A-EP, datasheet, pdf, etcTI, 8-BIT, PARALLEL-LOAD, SHIFT, REGISTER, N74HC166A-EP, 74HC166A-EP, 4HC166A-EP, SN74HC166A-E, SN74HC166A-, SN74HC166A, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)