Mixed Signal ISP Flash MCU
C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3
Mixed Signal ISP Flash MCU Family
Analog Peripherals
- 10 or 12-bit SAR ADC
• ±...
Description
C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3
Mixed Signal ISP Flash MCU Family
Analog Peripherals
- 10 or 12-bit SAR ADC
± 1 LSB INL Programmable throughput up to 100 ksps Up to 8 external inputs; programmable as single-
ended or differential Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5 Data-dependent windowed interrupt generator Built-in temperature sensor
- 8-bit SAR ADC (‘F12x Only)
Programmable throughput up to 500 ksps 8 external inputs (single-ended or differential) Programmable amplifier gain: 4, 2, 1, 0.5
- Two 12-bit DACs (‘F12x Only)
Can synchronize outputs to timers for jitter-free waveform generation
- Two Analog Comparators - Voltage Reference - VDD Monitor/Brown-Out Detector On-Chip JTAG Debug & Boundary Scan
- On-chip debug circuitry facilitates full-speed, non-
intrusive in-circuit/in-system debugging
- Provides breakpoints, single-stepping, watchpoints,
stack monitor; inspect/modify memory and registers
- Superior performance to emulation systems using
ICE-chips, target pods, and sockets
- IEEE1149.1 compliant boundary scan
- Complete development kit
100-Pin TQFP or 64-Pin TQFP Packaging
- Temperature Range: –40 to +85 °C
- RoHS Available
High Speed 8051 µC Core - Pipelined instruction architecture; executes 70% of
instruction set in 1 or 2 system clocks
- 100 MIPS or 50 MIPS throughput with on-chip PLL
- 2-cycle 16 x 16 MAC engine (C8051F120/1/2/3 and C8051F130/1/2/3 only)
Memory - 8448 bytes internal data RAM (8 k + 256)
- 128 or 64 kB ...
Similar Datasheet