TMS320F2801

www.ti.com TMS320F2809, TMS320F2808, TMS320F2806, TMS320F2802, TMS320F2801, TMS320C2802, TMS320F2809, TMS320F2808, TMS320F2806T,MTSM3S2302C02F820810,2T, MTMS3S2302F02F82081061,, TTMMSS332200FC228800125, TMSSPR3S2203C0P28– 0O1C,TTOMBESR322000F3 2–8R0E1V6IS,ETDMFSEB3R2U0AFR2Y82001251 SPRS230P – OCTOBER 2003 – REVISED FEBRUARY 2021 TMS320F280x, TMS320C280x, TMS320F2801x digital signal processors 1 Features High-performance static CMOS technology – 100 MHz (10-ns cycle time) – 60 MHz (16.67-ns cycle time) – Low-power (1.8-V core, 3.3-V I/O) design JTAG boundary scan support – IEEE Standard 1149.1-1990 Standard Test Access Port and Boundary Scan Architecture High-performance 32-bit CPU (TMS320C28x) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ and Assembly) On-chip memory – F2809: 128K × 16 flash, 18K × 16 SARAM F2808: 64K × 16 flash, 18K × 16 SARAM F2806: 32K × 16 flash, 10K × 16 SARAM F2802: 32K × 16 flash, 6K × 16 SARAM F2801: 16K × 16 flash, 6K × 16 SARAM F2801x: 16K × 16 flash, 6K × 16 SARAM – 1K × 16 OTP ROM (flash devices only) – C2802: 32K × 16 ROM, 6K × 16 SARAM C2801: 16K × 16 ROM, 6K × 16 SARAM Boot ROM (4K × 16) – With software boot modes (via SCI, SPI, CAN, I2C, and parallel I/O) – Standard math tables Clock and system control – On-chip oscillator – Watchdog timer module Any GPIO A pin can be c...