LMP92066 DAC Datasheet

LMP92066 Datasheet, PDF, Equivalent


Part Number

LMP92066

Description

Dual Temperature-Controlled DAC

Manufacture

etcTI

Total Page 30 Pages
Datasheet
Download LMP92066 Datasheet


LMP92066
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
LMP92066
SNAS634B – MARCH 2014 – REVISED JANUARY 2016
LMP92066 Dual Temperature-Controlled DAC with Integrated EEPROM and Output
ON/OFF Control
1 Features
1 Internal 12-Bit Temperature Sensor
– Accuracy (–40°C to 120°C), ±3.2°C
(maximum)
• Two Independent Transfer Functions Stored in
EEPROM
• Dual-Analog Output
– Two 12-Bit DACs
– Output Range 0 V to 5 V or 0 V to –5 V
– High-Capacitive Load Tolerant, up to 10 µF
– Post-Calibration Accuracy ±2.4 mV (typical)
• Output On/Off Control Switching Time 50 ns
(typical)
– Switching Time 50 ns (typical)
– RDSON 5 Ω (maximum)
• I2C Interface: Standard and Fast
– Nine Selectable Slave Addresses
– TIMEOUT Function
• VDD Supply Range 4.75 V to 5.25 V
• VIO Range 1.65 V to 3.6 V
• Specified Temperature Range –25°C to 120°C
• Operating Temperature Range –40°C to 125°C
2 Applications
• GaN or LDMOS PA Bias Controller
• Sensor Temperature Compensation
• Timing Circuit Temperature Compensation
3 Description
The LMP92066 is a highly integrated temperature-
controlled dual DAC. Both DACs can be programmed
by two independent, user-defined, temperature-to-
voltage transfer functions stored in the internal
EEPROM, allowing any temperature effects to be
corrected without additional external circuitry. Once
powered up, the device operates autonomously,
without intervention from the system controller, to
provide a complete solution for setting and
compensating bias voltages and currents in control
applications.
The LMP92066 has two analog outputs that support
two output ranges: zero to plus five volts and zero to
minus five volts. Each output can be switched to the
load individually through the use of the dedicated
control pin. The output switching is designed for rapid
response, making the device suitable for the RF
Power Amplifier biasing applications.
The EEPROM is verified for 100 write operations,
enabling repeated field updates. The EEPROM
programming is completed upon the user-issued I2C
command.
The LMP92066’s digital ports interface to a variety of
system controllers, as the dedicated VIO pin sets the
digital I/O levels. The device is available in the
thermally enhanced PowerPAD™ package, enabling
precise PCB temperature measurement.
PART NUMBER
LMP92066
Device Information
PACKAGE
BODY SIZE
HTSSOP (16)
5.00 mm x 4.40 mm
4 Simplified Schematic
3.3V
5V
VIO VDD VDDB
FETDRV1
Gate Bias 1
PA: LDMOS
SDA
SCL
DAC1
10µ
µC LMP92066
DRVEN1
DRVEN0
A1 FETDRV0
A0
DAC0
GNDD GNDA VSSB
Gate Bias 0
10µ
PA: LDMOS
Residual Error After One Point Calibration
35
MEAN = 0.72 mV
30 STDEV = 1.71 mV
25
20
15
10
5
0
REAOPC (mV)
C009
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.

LMP92066
LMP92066
SNAS634B – MARCH 2014 – REVISED JANUARY 2016
www.ti.com
Table of Contents
1 Features .................................................................. 1
2 Applications ........................................................... 1
3 Description ............................................................. 1
4 Simplified Schematic............................................. 1
5 Revision History..................................................... 2
6 Pin Configuration and Functions ......................... 3
7 Specifications......................................................... 5
7.1 Absolute Maximum Ratings ...................................... 5
7.2 ESD Ratings.............................................................. 5
7.3 Recommended Operating Conditions....................... 5
7.4 Thermal Information .................................................. 5
7.5 Electrical Characteristics........................................... 6
7.6 Timing Requirements ................................................ 8
7.7 Output Switching Characteristics .............................. 8
7.8 Typical Characteristics ............................................ 10
8 Detailed Description ............................................ 14
8.1 Overview ................................................................. 14
8.2 Functional Block Diagram ....................................... 14
8.3 Features Description ............................................... 15
8.4 Device Functional Modes........................................ 28
8.5 Programming........................................................... 32
8.6 Register Map........................................................... 39
9 Application and Implementation ........................ 43
9.1 Application Information............................................ 43
9.2 Typical Applications ................................................ 43
9.3 Do's and Don'ts ....................................................... 51
9.4 Initialization Setup ................................................... 52
10 Power Supply Recommendations ..................... 54
10.1 VDD Supply Sourcing ........................................... 54
10.2 IVDD During EEPROM BURN ................................ 54
10.3 IVDD During EEPROM TRANSFER....................... 54
11 Layout................................................................... 55
11.1 Layout Guidelines ................................................. 55
11.2 Layout Example .................................................... 56
12 Device and Documentation Support ................. 57
12.1 Device Support...................................................... 57
12.2 Trademarks ........................................................... 57
12.3 Electrostatic Discharge Caution ............................ 57
12.4 Glossary ................................................................ 57
13 Mechanical, Packaging, and Orderable
Information ........................................................... 57
5 Revision History
Changes from Revision A (April 2015) to Revision B
Page
• Added new footnote. .............................................................................................................................................................. 7
• Added VDD Supply Sourcing section. ................................................................................................................................. 54
Changes from Original (March 2014) to Revision A
Page
• Changed header row of Device Information table; revised "terminal" to "pin" throughout document, changed
Handling Ratings to ESD Ratings table; took out "+" from positive values; italicize section cross references; add
titles for tables 3, 4, 5, and 6 .................................................................................................................................................. 1
• Added "Ω" after "k" in EC table ............................................................................................................................................. 6
• Added "Ω" after "k" in Output Switching table ....................................................................................................................... 8
• Added "NOTE" to beginning of Applications and Implementations ...................................................................................... 43
• Changed title from Application Performance Plots to Application Curves; deleted reference to Figure 43 in first
sentence of first Application Curves section......................................................................................................................... 47
• Added change "5 mA" to "50 mA" ........................................................................................................................................ 54
2 Submit Documentation Feedback
Product Folder Links: LMP92066
Copyright © 2014–2016, Texas Instruments Incorporated


Features Product Folder Sample & Buy Technical Documents Tools & Software Support & Community LMP92066 SNAS634B – MARCH 2014 – REVISED JANUARY 2016 LMP92066 Dual Temperature-Controlled DAC with In tegrated EEPROM and Output ON/OFF Contr ol 1 Features •1 Internal 12-Bit Tem perature Sensor – Accuracy (–40°C to 120°C), ±3.2°C (maximum) • Two Independent Transfer Functions Stored i n EEPROM • Dual-Analog Output – Two 12-Bit DACs – Output Range 0 V to 5 V or 0 V to –5 V – High-Capacitive Load Tolerant, up to 10 µF – Post-Ca libration Accuracy ±2.4 mV (typical) Output On/Off Control Switching Time 50 ns (typical) – Switching Time 50 ns (typical) – RDSON 5 Ω (maximum) I2C Interface: Standard and Fast – Nine Selectable Slave Addresses – TI MEOUT Function • VDD Supply Range 4.7 5 V to 5.25 V • VIO Range 1.65 V to 3 .6 V • Specified Temperature Range 25°C to 120°C • Operating Temperat ure Range –40°C to 125°C 2 Applications • GaN or LDMOS PA Bias Controller • Sensor Temperature Compensation • Timing C.
Keywords LMP92066, datasheet, pdf, etcTI, Dual, Temperature-Controlled, DAC, MP92066, P92066, 92066, LMP9206, LMP920, LMP92, Equivalent, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)